Design and Testing of a Lean Satellite Electrical Power Subsystem, HORYU-IV by Edries Mohamed Yahia
Design and Testing of a Lean Satellite
Electrical Power Subsystem, HORYU-IV
著者 Edries Mohamed Yahia
year 2016-09
学位授与年度 平成28年度
学位授与番号 17104甲工第426号
URL http://hdl.handle.net/10228/5970
 
 
 
 
 
 
 
DESIGN AND TESTING OF A LEAN 
SATELLITE ELECTRICAL POWER 
SUBSYSTEM, HORYU-IV 
 
 
 
 
A DISSERTATION SUBMITTED TO THE DEPARTMENT 
OF APPLIED SCIENCE FOR INTEGRATED SYSTEMS 
ENGINEERING OF KYUSHU INSTITUTE OF 
TECHNOLOGY 
IN PARTIAL FULFILLMENT OF THE REQUIREMENTS 
FOR THE DEGREE OF DOCTOR OF PHILOSOPHY  
 
 
Mohamed Yahia Edries 
September 2016 
 
ii 
 
 
 
 
 
 
 
 
 
 
 
© Copyright by Mohamed Yahia Edries 2016 
All Rights Reserved 
 
 
 
 
 
 
 
 
 
KYUSHU INSTITUTE OF TECHNOLOGY 
iii 
 
 
 
 
 
 
 
 
Principal Supervisor 
 
Prof.: Mengu Cho 
 
 
Director of the Laboratory of Spacecraft Environment 
Interaction Engineering 
(LaSEIEN) 
Department of Applied Science for Integrated Systems 
Engineering 
Kyushu Institute of Technology 
Kitakyushu- Japan 
 
 iv 
 
Abstract 
HORYU-IV is a lean satellite weighing 12 kg designed at the Kyushu Institute of 
Technology. It is launched with the ASTRO-H in February 2016 as a piggyback on an H-IIA 
rocket. The main mission of HORYU-IV is to acquire on-orbit data of discharge phenomena 
occurring on high-voltage solar arrays. An electrical power subsystem (EPS) is one of the 
HORYU-IV bus subsystems. The function of the EPS is to provide uninterrupted power to all 
subsystems during the satellite’s lifetime. High reliability, high efficiency and simplicity are 
the main requirements to be considered in the design of an EPS. Generally, an EPS consists 
of solar arrays, rechargeable batteries, and a power control and distribution unit (PCDU). A 
peak power tracking topology is preferred to extract the maximum power generated by the 
solar arrays. The extra energy is stored in nickel-metal hydride batteries. The simple design 
and usage of available commercial-off-the-shelf components are the main features of the 
PCDU which controls the battery charging and load voltage regulation. Functional tests under 
different operating conditions were carried out on the designed EPS to qualify its 
performance. The aim of this research is to develop EPS with the “Lean” concepts and 
methods to achieve low cost and fast delivery subsystem. All design details have been 
explained and the test results have been analyzed. The in-orbit data have been analyzed to 
verify the design. 
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1CHAPTER 1
1 Introduction
1.1 Spacecraft power system
A spacecraft Electrical Power Subsystem (EPS) is dedicated for power generation and 
control, energy storage, and power distribution. Fig. 1-1 shows the functional block diagram 
of EPS. The top-level typical functions of EPS can be summarized as in [1]:
• Supply continuous power to the loads during the mission lifetime.
• Control and distribute electrical power to the spacecraft.
• Fulfill the loads average and peak power requirements.
• Provide regulated voltage bus to the loads.
• Provide command control capability and telemetry of the subsystem’s health.
• Protect the spacecraft against any failures within EPS. 
Fig. 1-1 EPS functional block diagram 0
Power requirements, mass, cost and lifetime are the key parameters of EPS. 
Historically, power requirements of spacecraft started from several watts. Now, it may reach 
several kilowatts to megawatts as for communication satellites. The historical data of 
different Spacecrafts show that, the EPS mass represents 20-30% of the total mass 
([1], [2]and[3]). According to cost estimation and models presented in [1], the EPS total cost 
can be estimated as 23.3% of the total spacecraft bus cost, whereas the payload cost was 
40%. The designed EPS lifetime depends on the required mission lifetime. The anticipated 
lifetime is in the range of few hours – as for space shuttles - to more than 10 years – as for 
communication satellites-.
Researchers and designers are seeking to optimize EPS performance, by minimizing 
mass and cost. Improvements are usually gained by developing efficient generation/storage 
sources and utilization of commercial-off-the-shelf (COTS) components which may provide 
miniaturized design.
1.2 EPS architectures
The EPS is typically has two main architectures of the connection between its 
comprised elements, Direct Energy Transfer (DET) and Peak Power Tracking (PPT). DET 
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architecture is less complex in the design; the power generated will be distributed directly to 
the load. Fig. 1-2 shows an illustration for DET architecture. Eq. 1-1 presents the power 
balance equation which gives the relation between the generated power (PGEN), the stored 
power (PSTOR), and the load power (PLOAD). It is noticed that the extra generated power than 
the load demand will be stored in the energy storage element, whereas, in case of high 
demand, the power will be supplied to the load from power generation element and energy 
storage element.
𝑷𝑳𝑳𝑳𝑳 = 𝑷𝑮𝑮𝑮 ± 𝑷𝑺𝑺𝑳𝑺 Eq. 1-1
Fig. 1-2 simplified DET architecture
On the other hand, the PPT architecture aims to maximize the produced power from 
the power source by controlling its operating conditions using Power Regulator Unit (PRU). 
Complexity in the design and relatively lower efficiency are the disadvantages of the PPT 
architecture. Fig. 1-3 shows PPT architecture. Eq. 1-2 presents the power balance equation in 
case of PPT architecture, where PGEN_max is the maximum generated power from the 
generation source and η
PRU
is the conversion efficiency of PRU.
𝑷𝑳𝑳𝑳𝑳 =  �𝜼𝑷𝑺𝑷 ∗ 𝑷𝑮𝑮𝑮𝒎𝒎𝒎� ± 𝑷𝑺𝑺𝑳𝑺 Eq. 1-2
Fig. 1-3 simplified PPT architecture
31.3 Primary and secondary power sources
1.3.1 Primary power sources
The primary source is the main generation power source for the spacecraft. The 
generated energy shall be sufficient to meet the power requirements of all subsystems during 
the mission lifetime. In case of abnormal operating conditions; like peak power demand 
periods, the secondary power source shall meet the extra needed power.
Selection of the optimum primary power source suitable for a spacecraft mission is 
depending on the power requirements and lifetime. The primary criteria to meet are the low 
mass and low life-cycle cost. Fig. 1-4 shows the various options of the primary sources which 
can be used for spacecraft EPS. As shown, the power level and mission duration influence the 
selection.
Fig. 1-4 Optimum primary power sources according to power levels and mission duration 0
In general, there are five types of primary power sources for spacecraft; primary 
batteries, photovoltaic solar cells, static power sources, dynamic power sources and fuel cells. 
The primary batteries are used for low power, short life missions. AgZn, NaS have been used 
for early short mission spacecraft. LiCFx currently is used for low power short life satellites. 
The battery’s cell converts the stored chemical energy between its comprised electrode plates 
into direct current electricity. The photovoltaic (PV) cell is converting the incident sunlight 
radiation directly into electricity through the photoelectric effect using semiconductors. The 
conversion efficiency of PV cells has been evolved from 10% for thin sheet amorphous Si [1]
to 28.5% ([4] and [5]) for multi junction (InGaP/InGaAs/Ge). Currently, research cells 
approach 38% [3] Rechargeable batteries should be used along with PV cells to meet the 
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power demands during eclipse. PV-battery system is the most commonly used power source 
for Earth-orbiting Spacecrafts. Some PV cells which has low band gap energy such as 0.55 
eV InGaAs or 0.73 eV GaSb (higher 1.11 eV for Si) can be used to convert lower wavelength 
radiation spectrum of 1 to 2 μm (e.g. infrared) to electricity. This thermo-photovoltaic scheme 
(TPV) can be developed by using solar concentrators to direct heat towards TPV cells which 
converts the heat to electricity. 
 The static power sources concept of operation is to convert the thermal energy to 
electric energy. That uses either thermoelectric or thermionic concept. In thermoelectric 
method, the conversion is achieved by heating a thermoelectric (TE) material -which is in a 
p-n couple form- by a heat source –typically decay of radioactive isotopes or nuclear 
reaction-. TE p-n couple converts the temperature gradient into a direct voltage (similar to 
thermocouple principal). Plutonium-238, uranium-235, curium-244 and strontium-90 are 
examples of the heating nuclear fuel, whereas, lead telluride is an example of TE material. 
Static power sources are mainly used for interplanetary missions. The typical conversion 
efficiency for TE source is 5-8% [1]. Thermionic conversion is done by using a hot electrode 
(electron emitter) and a cooler electrode (electron collector) inside an enclosure filled with an 
ionized gas. The emitted electrons flow across the inter-electrode gap from emitter to 
collector, then return to the emitter through the electrical load. Electrodes materials and 
temperatures are the key performance parameters. The heat is typically generated using a 
reactor because of the high temperature required. Thermionic system power conversion 
efficiency is typically 10-20 %  0. 
 In the contrary, the dynamic power sources, convert the heat generated by sources –
e.g. solar energy, radioisotopes, nuclear reaction, or chemical reaction- to drive a rotating 
engine (turbine). The turbine is coupled with an alternator which converts the dynamic power 
to electricity. That thermodynamic power cycle needs a suitable fluid such as potassium 
chloride for liquid-based system or mixture of helium and xenon for gas-based systems, 
which flows in heat exchanger (receiver) subjected to the heat source. The resulted high 
pressure steam will drive the turbo-generator. The solar dynamic system can offer high 
efficiency and less cost for LEO missions with power consumption of few kilowatts to 
hundreds kilowatts [4]. 
 The fuel cells are static electrochemical device. It converts the chemical energy in the 
fuel, such as hydrogen and oxygen. The space qualified fuel cell conversion efficiency is still 
small relative to the commercial one. 
1.3.2 Secondary power sources 
 The secondary power sources are providing back-up power to spacecraft. During 
normal operation, the excess generated energy than the loads consumption, is stored in 
secondary source. That stored energy is retrieved back during peak-power demands and 
eclipse periods. Rechargeable batteries, super capacitors, flywheels and fuel cells are the 
typical secondary power sources which can be used for spacecraft. The secondary power 
sources are used along with any primary power source which depends on solar energy, i.e. 
photovoltaic cells or solar thermal dynamics. 
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 A rechargeable battery consists of series-parallel connected electrochemical cells. The 
overall battery voltage depends on the number of the connected cells in series. That voltage is 
varying according to the cells state of charge (SOC) and operating temperature. During 
battery charging the voltage is building up and vice-versa. The battery capacity (ampere-
hour) depends on the number of parallel cells strings. NiCd NiMH and NiH2 where 
extensively used for early spacecraft missions. Eventually, Li-Ion and Li-Polymer 0-which 
can provide 3 to 4 times higher specific capacity than NiCd- are extensively used 
( [1],  [3]and  [4]) 
 Supercapacitors are energy storage components that have a higher power density and 
lower storage capability in comparison to batteries. Unlike storing the energy in the battery 
chemicals, the supercapacitors store the energy as electrostatic charges on the comprised 
electrodes. The conversion efficiency approaches 90% for supercapacitors, rather 70-80% in 
the case of chemical batteries. Currently, using supercapacitors as a storage elements for 
Spacecrafts has not verified yet, however many researches are going on to evaluate its 
performance for use in space. Available commercial supercapacitors like electric double layer 
capacitors (EDLC) and lithium Ion capacitors (LIC) had been evaluated on ground for using 
as an energy storage element for Nano and small satellites  [6]  [7]. 
 It is seen that the 3 kW power system using flywheel instead of battery in EOS-AM1 
satellite has a potential of saving approximately 35 percent mass, 55 percent volume and 6.6 
percent solar array area [8]. A flywheel stores kinetic energy in rotating inertia (rotor). The 
stored energy converted to electrical energy by operation in generation mode, instead in 
motor mode for attitude control purposes. The efficiency of the flywheel system is 85 to 
90%  [4]. Unlike battery, the flywheel can provide up to 90% depth of discharge instead of 
30% for battery. Using of superconducting magnet for flywheels rotors, and magnetic 
bearings will enhance specific energy and conversion efficiency. Flywheels has been tested to 
be used for attitude control and energy storage on-board the International Space Station 
(ISS)  [9]. 
 Fuel cells can also work as a secondary power source in spacecraft electrical power 
system. Similar to the battery in PV-battery power systems, the fuel cells can be charged by 
the solar arrays during sunlit period. That stored energy could be provided to loads during 
eclipse period. In addition, fuel cells can provide power for the peak demand. 
1.4 Noanosatellites Electrical Power Subsystems literature review 
 A study of 33 Nanosatellites developed from 2004 to 2014 revealed that the 
architecture of EPS for 13 of them were based on DET topology, whereas, 15 were based on 
PPT  [3]. Unlike PPT architecture, in DET the solar arrays and battery are connected to the 
same bus without intermediate components (series regulators). Apparently, DET topology has 
the benefits of simplicity and less mass, but economically the solar arrays will not 
continuously supply its maximum power. 
 On the other hand, PPT topology aims to operate the solar arrays at its maximum 
power point by regulating how much current is extracted from the array. In today’s 
Nanosatellites’ EPS, DET and PPT topologies are commonly implemented in three 
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configurations as stated in 0and [10].
• DET with Battery Bus (Fig. 1-5).
• DET with Regulated Bus (Fig. 1-6).
• Maximum Power Point Tracker with Battery Bus (Fig. 1-7)
Fig. 1-5 Block diagram of DET with Battery Bus topology 
Fig. 1-6 Block diagram of DET with Regulated Bus topology
7Fig. 1-7 Block diagram of PPT topology
Table 1-1 summarizes the features, advantages and disadvantages of the EPS topologies that 
are used in Nanosatellites
Table 1-1 Comparison between different EPS topologies used in Nanosatellites
Topology Feature Advantages Disadvantages
DET with Battery 
Bus
Solar Arrays (SA)
and Battery are 
connected to the 
same bus
• Simplicity
• Efficiency
• Larger SA
• Operation at 
Maximum 
power 
point(MPP) is 
not ensured
DET with Regulated 
Bus
SAs are connected to 
Battery through 
charge/discharge 
regulators 
Suitable for long 
sunlight/eclipse 
periods
• Larger SA
• Needs 
charge/discha
rge regulators
Maximum Power 
Point Tracker with 
Battery Bus
SAs are connected to 
Battery through PPT 
controlled regulator
• Different SAs 
configurations 
can be used 
• Operation at MPP
• Losses in 
Regulator
• More 
Components
Using PPT topology over DET is necessary in small spacecraft for two reasons; the 
first is the difficulty to match the solar array and chemical battery; where the length of the 
solar array’s string and number of battery cells cannot be matched. The second reason is to 
compensate the damage of any cell in the solar array, which means drop in output power [12]
The BCR will work as a switching converter based on PPT which allows those two systems 
to be independent of each other and thus able to be designed separately. According analysis 
conducted in 0, the ideal topology for Nanosatellites EPS is the PPT with battery bus system. 
That topology has the advantageous of:
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• Different arrays configuration can be used.
• Different arrays configuration can be used.
• It provides operation near maximum power point for each array, although they are 
operating at different thermal and lighting condition.
• Losing any of the solar panels, or their PPT control will gracefully change the EPS 
performance.
• The power losses in the series regulator will not affect the charging of the battery 
during the sunlight period.
• The battery is discharged efficiently during eclipse and overloading periods, due to 
direct connectivity to the bus.
The disadvantages of PPT topology are the losses in the series regulator, the overall reliability 
of the system might be decrease, and in some cases, the system’s complexity would increase.
1.5 “Lean Satellite” concepts
Recently, the abrupt growth of small satellites launches in the range from a 1kg 
CubeSat to a satellite of 100kg (Fig. 1-8), urge the specialists to propose new development 
concepts and philosophies in both the development and the management processes. The aim 
for these concepts is to give the customers and stakeholders a kind of value to invest more in 
satellites development, which have good impacts to scientific research. The new term of “lean 
satellite” perfectly describes any satellite which uses those optimization concepts in its 
development. Low cost, fast delivery, and risk acceptance are the lean concepts. Currently, 
new international standards are under discussion to perfectly describe the new requirements 
and definitions of lean satellites[13]. The lean concepts would be applied on three areas of 
activities; a value added, a non-value added, and pure waste 0.
Fig. 1-8 Number of the launched satellites (2003 ~ 2015) "property of Kyutech"
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 EPS design and testing activities were performed in compliance with the main lean 
concepts, and other requirements as shown in Fig.  1-9. The matrix shown in Table  1-2, 
includes the six concepts of lean development and how to accomplish them by four methods. 
The concepts are the low cost, fast delivery, risk acceptance, reliability, efficiency, and safety. 
The methods which have been used to apply those concepts are by management decisions, by 
design solutions, by manufacturing techniques, and by testing. 
 The low cost concept was implemented by managerial decisions which have been 
applied throughout all EPS development phases. Those decisions were to minimize wastage 
of components and materials by reducing the margin taken when purchasing components 
which are needed for development, and to reduce the number of prototypes which have been 
implanted. The cost reduction has been achieved by using the available commercial grade 
components instead of using space grade ones. Hence, all design solutions and alternatives 
were focusing only on the available components in the market. During the manufacturing 
process, mounting of components on the EM PCBs and the EM and FM battery box assembly 
have been done in-house not by any manufacturers. 
 To speed up the product (EPS) development cycle, the management of the schedule to 
overlap between phases could shrink the time efficiently. For the EPS design, a general policy 
has been applied to use the integrated solution rather than to design from scratch, or to use 
previously used design in similar missions. To save time taken for manufacturing process, the 
FM model has been ordered before finishing all tests of the EM model. Skipping the EPS 
stand-alone environmental test, and rely only on testing within the satellite has an impact on 
make the delivery faster. 
The management philosophy of using components of unknown failure rates was 
considered acceptable. The design modification just before launching such as fine tuning of 
the control loops is also acceptable. In case of unavoidable damage of FM parts, the EM one 
can replace it and the resulted risk can be accepted as far as both have similar characteristics. 
Skipping some tests for FM model is also acceptable if the EM one has passed those tests. 
Simplicity of the design and manufacturing more than one prototype improved the 
reliability so much. Also doing tests under the radiation environment consolidate the 
robustness of the design. 
To increase the EPS efficiency, the PCB was designed to reduce loses, and the 
selected design topology of the converters gave higher efficiency.  
Using Ni-MH batteries and well design of BCR prevent the overcharging hazards. 
The deactivation techniques have been applied to satisfy launching requirements. 
Accordingly, the presented 24 elements were the applied methods to develop EPS. 
Within the thesis all these elements will be presented in design and testing of EPS. 
 The thesis was organized in five chapters; chapter 1 gives an introduction about the 
research purpose and basic information about the EPS of satellites. Chapter 2 presents the 
design tools have been implemented to help in making the design. Some functional models of 
the main parts of EPS have been used to validate and verify the design. The final part of the 
chapter was to make a fault analysis of EPS using fault tree technique for clarify all possible 
risk may happen. Chapter 3 gives the details of the design of every part included into EPS. 
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Components selection, main parameters, and the operation conditions have been stated in the 
chapter. Chapter 4 gives the tests methodologies and the obtained results. The verification of 
the results has been proven in chapter 5 after analysis of in-orbit data. Finally the research 
conclusion and future work have been presented.  
 
Fig.  1-9 EPS Fish-bone chart 
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CHAPTER 2
2 EPS design tools and fault analysis
2.1 Solar panels illumination analysis
The generated power by the solar arrays is calculated based on the amount of incident 
solar intensity on each PV panel. That power is converted electrical power by the solar panels 
according to many factors. One of the factors is the Illumination Coefficient (Kill) which 
describes the ratio of generated power by solar panels because of the incident solar intensity
with an elevation angle (θ), to that generated by normally incident intensity, assuming that the 
surface temperature is the same in both cases. In other words it can be represented as the 
normal component of the incident radiation power on the solar panel. The solar intensity 
equals to (1350 ~ 1366 W/m2) or AM0. Fig. 2-1 shows illustration for the illumination 
coefficient angle, accordingly, it can be calculated as in Eq. 2-1.
𝑲_𝒊𝒊𝒊 = (𝑳𝑨𝟎 ∗ 𝒄𝒄𝒄 𝜽)/𝑳𝑨𝟎 Eq. 2-1
Fig. 2-1 General representation of Illumination Coefficient
Using MATLAB, a simulation tool to calculate the illumination coefficient and to 
profile the change illumination on each surface of the satellite was developed. The first case 
considered that the satellite is 3-axis actively attitude stabilized, and the second case if the 
satellite is passively attitude controlled using permanent magnets. The tool inputs are the
satellite orbital parameters, the technique of satellite attitude control, simulation period and 
starting date of simulation. Fig. 2-2 shows the user interface of the illumination analysis tool.
CHAPTER 2. EPS DESIGN TOOLS AND FAULT ANALYSIS
13
Fig. 2-2 Illumination estimation tool user interface
Accordingly, the generated power profile for HORYU-IV could be estimated where 
the launch parameters bellow where given by JAXA, the passive control technique was 
considered and initial date was 2016, February, 17th.
• Time at separation from liftoff [s]: 1957.571 (lift-off at 17:20 JST)
• Semi-major axis [km]: 6951.102
• Eccentricity [-]: 0.001197
• Inclination [deg]: 31.021
• Argument of perigee [deg]: 261.822
• Longitude of ascending node [deg]: 38.465
• True anomaly [deg]: 288.575
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Fig. 2-3 HORYU-IV Generated Power Profile for one orbit
CHAPTER 2. EPS DESIGN TOOLS AND FAULT ANALYSIS
15
Fig. 2-4 HORYU-IV Generated Power Profile for one day
The solar panels specifications will be presented later in chapter 3. Fig. 2-3 shows the 
profile of HORYU-IV generated power on the day of launching. Hence, the average 
generated power during the orbital period can be calculated to be 4.83 W. The generated 
power profile for a specific day could be estimated as well using the tool as shown in 
Fig. 2-4. The daily average generated power for that day could be 4.64W.
2.2 Load requirements
The satellite’s power budget describes the balance between the generated power by 
the solar arrays and the consumed power by the loads on a time basis (per day or per orbit). 
The loads requirements state its electrical characteristics. i.e. the minimum and maximum 
operating voltage, the rated current at each mode of operation, the operation time of each 
mode during one orbit, and the consumed power. For simplicity, only the nominal operating 
voltage and current were considered. The load requirements tool was developed using 
Microsoft Excel. The first step was to prepare an entry sheet combining all subsystems modes 
of operation and their nominal voltage and current consumption along with the operation time 
per orbit (duty). Table 2-1 shows the modes of operation sheet for all HORYU-IV 
subsystems. According to the satellite operation scenario, the involvement of subsystems can 
be determined. For each scenario, the average power consumption, the peak power 
consumption and the energy consumed of each subsystem could be calculated. Finally, the 
total power and energy consumption for all subsystems at each scenario of operation could be 
calculated as in Eq.2-2 and Eq.2-3. Table 2-2 and Table 2-3 show the load calculation sheets
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for one operation scenario and for all satellite possible scenarios. 
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Table 2-1 Modes of operation entry sheet
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Table 2-2 Beacon mode power budget
Table 2-3 Summary of all modes and corresponding power and energy calculations
2.3 Functional models
2.3.1 PV panel model
The definition of an “Array” is a string of PV cells connected in series. A panel 
consists of one or more arrays – which have the same number of series cells- connected in 
parallel. The Power-Voltage characteristic of the panels is non-linear, and the output power 
extracted mainly depends on the nature of the connected load. In case of EPS, the loads are 
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both the batteries and other satellite’s subsystems. In DET topology, the PV panels are 
directly connected to the battery bus, so, the battery’s voltage governs the panel’s voltage, 
hence the generated power. In case of MPPT topology, the PV panels are connected to the 
battery bus through series regulator, so the battery’s voltage is isolated from the panel’s 
voltage. That means the power generated by the panels is dependent on the drawn current at 
the battery bus, which is the output current from the regulator. The battery’s SOC and 
satellite’s subsystems power consumption specify the amount of drawn current. 
The PV panels’ characteristics are also dependent on the environmental condition like 
irradiation and temperature. Using solar cells MATLAB models presented in , [16] and 0, we 
built a model for a PV panel composed of 6 series connected Triple junction solar cells of 
type CTJ-30 by CESI [21]. According to datasheets at 25°C and AM0, the maximum 
expected power from each cell is 1W. Panel’s test results at 25°C and AM0 revealed that the 
maximum expected power from the panel is 5.91W as shown in Fig. 2-6. The model is used 
to estimate the I-V and P-V characteristics at different irradiation and temperature.
Fig. 2-5 and Fig. 2-6 show the effect of temperature on the PV panel. As shown, the 
model data is close to the real panel’s data obtained by testing the panel under artificial 
lighting source. Fig. 2-7 shows the effect of changing both, incident irradiation and operating 
temperature. It is noticed that, the operating point of the PV panel especially the MPP will
vary either with both, the load (battery and other subsystems) condition and the 
environmental conditions. The change of the MPPs showed a nonlinear behavior, where the 
MPP trajectory is not linear. The operating point can be indicated by the intersection between 
the LOAD line and the appropriate P-V curve. As stated above, the LOAD line represents the 
battery bus voltage, in case of DET topology, or battery bus drawn current in case of PPT 
topology.
Fig. 2-5 I-V characteristics at different temperatures
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Fig. 2-6 P-V characteristics at different temperature
Fig. 2-7 P-V Characteristics at different temperature and irradiation
2.3.2 Nickel Metal Hydride Battery model
The Ni-MH battery is used for HORYU-IV as the energy storage unit. The behavioral 
model could be estimated using the results of standard charge/discharge cycles performed on 
3 packs each of 6 series connected eneloop® Ni-MH cells. The eneloop® cell has a rated 
capacity of 2000 mAh and an average discharge voltage of 1.2V. Therefore, each pack can 
deliver 2000 mAh with an average voltage of 7.2V. The discharge test was performed at a 
constant current of 1C, which equals 2A, and continued tell the packs’ voltage corresponded 
to the end of discharge value (EOD). EOD for a single cell is typically equals 1V, therefore 
CHAPTER 2. EPS DESIGN TOOLS AND FAULT ANALYSIS
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for each pack the EOD equals to 6V. The model equations supposed to give the relation 
between the battery’s discharge voltage and the State of Charge (SOC) or State of Discharge 
(SOD). SOC and SOD represent the stored/discharged capacity of the battery. With the help 
of that model, if the battery is in discharge state, the battery’s health and amount of stored 
energy can be predicted at any voltage. To estimate the model, the relation between voltage 
and SOC were drawn and the data fit to have the lowest possible error. By observing the data, 
it was noticed that the V-SOC relation can be divided into two parts; greater and less than 
7.2V. For each pack, the resulting functions by the curve fitting gave accurate representation 
of the data. As shown in Fig. 2-8, when the voltage is less than or equal to 7.2V, the model 
can be represented by a second order polynomial. In case of the voltage is greater than 7.2V, 
the model is perfectly matching to an exponential function. The regression for all packs 
shows values of 99%, and all models parameters are relatively close to each other. Eq. 2-4
gives the general behavioral model of the battery.
Fig. 2-8 Ni-MH Battery discharge models of 3 packs
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𝑺𝑳𝑺(𝑽) = �𝑨𝟎 + 𝑨𝟏 ∙ 𝑽 + 𝑨𝟐 ∙ 𝑽𝟐        𝒇𝒄𝑺 𝑽 ≤ 𝟕.𝟐𝑽
𝑳 ∙ 𝑺𝑩∙𝑽                                    𝒇𝒄𝑺𝑽 > 𝟕.𝟐𝑽     Eq.  2-4 
2.4 Fault analysis  
 Fault analysis of EPS is vital to improve the reliability and to examine the possible 
hazards that may occur during the operation. Fault Tree Analysis (FTA) is one of techniques 
commonly used  0. FTA is a graphical model that displays the combinations of components 
failures and human errors that can result in the main system failure. Identification/assessment 
of risk is derived by identifying faults/hazards. It is a top down approach that may quantify 
the failure probability. Using FTA the system designer can identify the weakness in the 
system, and can find how to optimize design and test methods  0. 
 “Fault” is an abnormal undesirable state of a system or a system element. It can be 
caused by a failure in any element/part of the system, or by a presence/absence of a 
command. “Failure” is a loss by a system or system element, which leads to a malfunction in 
integrity to perform as intended. All failures cause faults; not all faults are caused by 
failures  0. The first step of FTA is to identify all possible critical failures and the resulted 
faults in EPS. Table  2-4 presents all possible failures and the resulting faults. 
Table  2-4 Critical Faults and Causes of EPS 
Failure Fault 
Disconnection of Solar Panel Shortage/ Loss of generated power 
Disconnection of Battery Shortage of EPS/Satellite Power capability 
Failure of BCR Shortage / Loss of generated power 
Failure of Separation Switch Loss of generated power / Loss of stored 
Energy 
Failure of Distribution DC/DC converter Loss of Supplied Power 
Failure of Load protection circuit Loss of Supplied Power/ Load Damage 
 The second step to tabulate each fault and all it causes and the logic relation between 
them and to identify each failure ID and fault rate (FR). In Table  2-5, Table  2-6, Table  2-7 
and Table  2-8, all possible faults are analyzed from top to bottom causes as shown. Assuming 
all faults have a failure rate of 0.1, the overall failure rates of the top events are shown. These 
indexes give a quantitative measure for the risk resulted from that fault. The last step is to 
build a logic diagram of the fault causes which lead to the main top undesired fault. The 
diagram uses the symbols shown in Fig.  2-9 and Fig.  2-10. Fig.  2-11 and Fig.  2-12 show 
examples of failures and there relations in FTA. Fig.  2-13 is an example of a complete FTA 
for one fault of EPS. 
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Table 2-5 No Power Fault causes
Table 2-6 Intermittent Power Fault causes
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Table 2-7 Low Power Fault causes
Table 2-8 Unregulated Voltage Fault causes
Fig. 2-9 Structure of FTA 0
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Fig. 2-10 FTA Symbols
Fig. 2-11 Part of FTA to show main causes
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Fig. 2-12 Example of failures with AND relationship 
Fig. 2-13 FTA for Intermittent Power Supplied Fault
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CHAPTER 3 
3 Design of HORYU-IV Electrical Power Subsystem 
 The EPS was designed to meet the requirements of HORYU-IV. To correctly perform 
HORYU-IV missions, the system requirements were achieved by EPS design requirements. As 
shown in Table  3-1, 8 top-level requirements -SR1 to SR8- were translated to 24 EPS design 
requirements. Each of EPS constituent units; Solar Panels, Battery and Power Control and 
Distribution Unit (PCDU) designed to meet those requirements. The main requirements are to 
safely supply all subsystems with uninterrupted power at +5V and +3.3V, to provide 
measurements of system health, and to ensure EPS deactivation during launching and at EOL.  
Table  3-1 HORYU-IV EPS design requirements 
ID System Requirements ID Design Requirements 
SR1 HORYU-IV shall withstand 
space environment 
DR1.1 The battery shall be kept within a 
temperature range of 0 – 45 °C 
    DR1.2 Bus solar panels shall withstand space 
environment 
SR2 EPS shall provide enough 
power for missions to be 
executed 
DR2.1 Bus solar cells of minimum 28% efficiency 
shall be used (Triple Junction (TJ) type) 
    DR2.2 Bus solar panels shall be mounted on five 
sides of the satellite 
    DR2.3 Bus solar panels shall have the 
configuration of 2 panels in series of 4-cell 
on +X, 7-cell panels on +/-Y, 6-cell panels 
on +/-Z 
    DR2.4 NiMH cells with space heritage shall be 
used  
    DR2.5 The batteries shall provide 5700mAh, at 
7.2V 
    DR2.6 The battery shall consists of 3 parallel 
packs with 6 cells in series in each pack 
SR3 EPS shall provide enough 
power to enable data downlink 
to ground station 
DR3.1 The solar panels shall generate an average 
power of at least 5W  
SR4 EPS shall provide enough 
power to bus system 
DR4.1 EPS shall provide 5V through current 
limiters to all sub-systems 
    DR4.2 EPS shall provide 3.3V through current 
limiters to all sub-systems 
SR5 EPS shall provide data 
interface 
DR5.1 EPS shall provide analog measurement of 
battery voltage to OBC A/D Converter 
    DR5.2 EPS shall provide analog measurement of 
battery current to OBC A/D Converter 
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    DR5.3 EPS shall provide analog measurement of 
solar array voltage to OBC A/D Converter 
    DR5.4 EPS shall provide analog measurement of 
solar array current to OBC A/D Converter 
    DR5.5 EPS shall provide analog measurement of 
load 5V DC/DC output voltage to OBC 
A/D Converter 
    DR5.6 EPS shall provide analog measurement of 
load 5V DC/DC output current to OBC 
A/D Converter 
    DR5.7 EPS shall provide analog measurement of 
load 3.3V DC/DC output voltage to OBC 
A/D Converter 
    DR5.8 EPS shall provide analog measurement of 
load 3.3V DC/DC output current to OBC 
A/D Converter 
SR6 EPS shall accommodate 
satellite design limitations 
DR6.1 Battery box shall be 195mm×106mm 
    DR6.2 Mass of batteries without casing shall be 
486g 
    DR6.3 Power required to operate EPS is 1.25W 
SR7 EPS shall ensure launching 
with disconnected power bus 
DR7.1 EPS shall connect solar array and batteries 
to satellite power bus only after separation 
with the rocket 
SR8 EPS shall disconnect solar 
arrays and fully discharge the 
battery at end-of-life 
DR8.1 EPS shall receive a command from OBC to 
disconnect solar arrays from power bus kill 
switch 
 
 The power consumption of HORYU-IV was calculated and is summarized in Table  3-2. 
The average values were calculated on an orbital basis, whereas the peak values were calculated 
by assuming that all involved subsystems were working at the same time. Full duty operation 
means that the main mission operates for all the orbital period. The EPS power capability has to 
cover the budget mainly by the power generated from solar panels or by the battery in off-
nominal cases, such as during eclipse or overloading. Five solar arrays have been used on +X, 
+Y, -Y, +Z, -Z sides with a total of 34 triple junction solar cells. The Battery consists of 3 parallel 
packs of 6 series Ni-MH cells. Three DC/DC buck converters have been used to convert the 
battery voltage to +5V and +3.3V outputs. Through Over Current Protection (OCP), +5V and 
+3.3V have been distributed to all subsystems as listed in Table  3-4. The current measurements 
have been provided using shunt resistor method based sensors, where the voltage measurements 
have been simply provided by using voltage dividers. All measurements will be sent to an on-
board computer (OBC) subsystem in analog form for decoding. The measured parameters are 
shown in Table  3-3. The deactivation of EPS has been ensured by a combination of mechanical 
and transistor switches. Deactivation during launching (cold launch) has been achieved by three 
switches (separation switches) which inhibit the connection between solar arrays, battery, and 
loads before separation of the satellite from the launch vehicle. After separation, those switches 
have been turned ON to allow the EPS to function. At EOL, a normally closed switch (kill 
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switch) will be commanded from the ground station to disconnect the solar arrays from EPS; 
hence the battery will fully discharge. 
 
Table  3-2 HORYU-IV power budget 
Mode Ppeak (W) Pav (W) 
Housekeeping Download 5.01 4.03 
Full-Duty Mission Operation 8.21 7.31 
Half-Duty Mission Operation 8.21 5.87 
 
Table  3-3 EPS telemetry parameters 
Parameter No. of sensors Actual range Measurement range 
Solar Array Voltage 5 0 – 20 V 0 – 3 V 
Battery Voltage 1 0 – 10 V 0 – 3 V 
+5V_Bus Voltage 1 0 - 5.5 V 0 – 3 V 
+5V_S_Tx 
 Voltage 
1 0 - 5.5 V 0 – 3 V 
+3.3V_Bus Voltage 1 0 – 3.6 V 0 – 3 V 
Solar Array Current 5 0 – 0.5 A 0 - 2.5 V 
DC_Bus Current 1 0 – 2 A 0 – 3 V 
Battery Current 1 -2 – 2 A 1– 3 V 
+5V_Bus Current 1 0 – 2 A 0 – 3 V 
+5V_S_Tx Current 1 0 – 2 A 0 – 3 V 
+3.3V_Bus Current 1 0 – 2 A 0 – 3 V 
Battery Temperaure 2 0 – 80°C 0 – 0.8 V 
 
 
Table  3-4 Output distribution lines to all subsystems and their over-current limit 
Output Over Current Value (A) 
+5V_S_Tx 2.5A 
+5V_Heater 300mA 
+5V_AVC 450mA 
+5V_Digisinger 450mA 
+5V_AODS 450mA 
+5V_OBO 450mA 
+5V_OBO 450mA 
+5V_Big Apple 450mA 
+5V_HVSA 450mA 
+5V_OBC 120mA 
+5V_COM 2.5A 
+5V_L-Band 1A 
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+5V_EPS 1A
+3.3V_S_Tx 250mA
+3.3V_AVC 250mA
+3.3V_Digisinger 150mA
+3.3V_AODS 150mA
+3.3V_CAM 150mA
+3.3V_OBO 250mA
+3.3V_Big Apple 200mA
+3.3V_HVSA 120mA
+3.3V_OBC 120mA
+3.3V_L-Band 250mA
+3.3V_COM 150mA
+3.3V_EPS 1A
The EPS block diagram is shown in Fig. 3-1. At the final preparation phase before 
launching, both Put Before Flight (PBF1 and PBF2) pins have been connected. After separation, 
the three separation switches (SW1, SW2 and SW3) released the shunting of solar arrays, and 
connected the EPS bus to loads. After activation, the power has been generated by the five solar 
arrays, and then converted by the three Battery Charge Regulators (BCR1, BCR2 and BCR3) to 
the Battery Bus (DC Bus). During sunlight period, the generated power has charged the Battery
and supplied the loads, whereas, during eclipse period, the battery has discharged to supply the 
loads. The loads have been supplied by +5v and +3.3V lines -which are supplied from DC/DC 
converters- through current limiters. The reset switches will be specially used for OBC 
subsystem to perform system reset upon receiving a command from ground.
Fig. 3-1 EPS Block Diagram
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Functionality wise, the EPS can be divided into three main parts, as follows:
• Power generation and conditioning
• Energy storage and deactivation switches
• Power distribution and load protection
• Sensors
3.1 Power generation and conditioning
Power generation and conditioning part will include the solar panels and BCRs. The block 
diagram of the power generation and conditioning part is shown in Fig. 3-2.
Fig. 3-2 Power Generation and Conditioning
3.1.1 Solar panels
The power will be generated by five solar arrays. The +X solar array consists of two panels 
which are connected in series and mounted on the +X satellite’s face. Each of +Y, -Y, +Z and –Z
solar arrays consists of a solar panel mounted in the corresponding face of the satellite. All
panels include series connections of triple-junction solar cells of type CTJ-30 [21]The cell’s 
efficiency approaches 30%, and as shown in Fig. 3-3, each cell has an approximate area of 
27cm2. Table 3-5 shows the specifications of each panel at the maximum power point (MPP), 
according to the test report prepared by ATSB® -the company which assembled the panels- 0.
The cells have been bonded to the substrate by a silicon rubber adhesive which has a minimum 
outgassing behavior and can be vulcanized at room temperature (RTV). The aluminum substrate 
has to be electrically insulated by a Kapton ® polyimide film. One of the 7 cells solar panels is 
shown in Fig. 3-4.
Blocking diodes have been added to protect from current flow into shaded panels from the 
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parallel connected illuminated panels; i.e., if the +Y panel is illuminated, the –Y panel is shaded 
because it is on the opposite side. To meet the safety requirements by JAXA, a shunting system 
was proposed, to prevent the possibility of power flow to the satellite power before complete 
satellite separation, due to payload fairing jettison and the possible illumination of the solar 
panels. The shunting switches connect the solar panels’ positive terminals normally to ground 
through low forward voltage diodes, until the complete separation of the satellite from the 
launcher. At that time, the shunting switches have been opened and the solar panels’ positive 
terminals will be disconnected from ground.
Fig. 3-3 one Triple junction solar cell (CTJ-30 by CESI®)
Table 3-5 Solar Panels Specifications
Solar Panel No. of Cells Pmp(W) Vmp (V) Imp (A)
+X
8 in series
(two solar panels 
connected in series 
each consists of 4
series cells)
8.02 16.6 0.48
+Y and –Y 7 in series 7.18 14.95 0.48
+Z and -Z 6 in series 5.91 12.41 0.48
Fig. 3-4 7 cells solar panel (+Y and -Y solar panels)
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3.1.2 Battery Charge Regulator
The power generated by the solar panels has been conditioned by three battery charge 
regulators (BCRs): BCR1 was connected to the +X solar panel, BCR2 to +Y and –Y panels, and 
BCR3 to +Z and –Z panels. The BCRs are located in the power control and distribution unit 
(PCDU). They have been designed based on COTS components to operate all panels at their 
Maximum Power Point (MPP), while simultaneously regulating the output voltage from panels 
to safely charge the battery. It consists of a buck DC/DC converter which is controlled by a 
simple PPT controller 0. The maximum output voltage from a BCR is 9.3 V, which is reduced by 
a Schottky diode to 9 V. That voltage was selected because the safe floating voltage to charge a 
Ni-MH cell is 1.5V. To charge six series cells, the required charging voltage would be 9 V. 
Fig. 3-5 Equivalent circuit of EPS
The BCR combines the function of solar array regulator and battery charger. It is 
equivalent to a non-linear variable resistor between solar array and battery. The equivalent circuit 
of EPS is shown in Fig. 3-5. That resistor’s value changes by the BCR controller according to the 
operating point of the solar array and the battery’s voltage. The BCR’s controller monitors the 
solar array voltage, and tries to keep it always at MPP. If that voltage reduces than the desired 
MPP, that means the array is loaded with a current larger than its MPP current. Accordingly, the 
BCR controller reduces the output voltage (V_OUT) (increase the resistance’s value) to limit the 
output current (I_DC_BUS). By that action, the solar array returns back to MPP. That situation 
might happen if the battery much discharged and its SOC is low; for instance when the satellite 
is getting out from eclipse to sunlight or due to heavy loading. The input voltage of BCR varies 
from 0V; in case if the corresponding panel is in eclipse, to the open circuit voltage of the solar 
array in case of the panel is illuminated with sun and loaded with no current.
The block diagram of BCR is shown in Fig. 3-6. Without embedding the PPT controller, 
the converter’s output voltage is specified by selection of divider resistances which connect 
output pin to Feedback (FB) pin. The values of those resistors should ensure that the voltage at 
FB pin would be 0.8 V to keep the desired output. That 0.8 V is the threshold voltage of the 
internal comparator of the converter. If the output decreases, the comparator senses the drop 
below the threshold, and will increase the duty of cycle of the Buck switch to raise the output
voltage, and vice versa. Keeping the FB at a voltage higher or lower than the threshold voltage 
(0.8 V), the Buck converter consequently will produce an output voltage lower or higher than the 
desired value. The function of PPT controller is to set the value of the voltage at the converter’s 
FB pin not only according to the output voltage, but also according to the input voltage (Solar 
array voltage). If the controller is enabled, the FB voltage would change between two limiting 
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values; Upper Limit (UL) and Lower Limit (LL). The LL corresponds to the minimum voltage at 
FB pin which is 0.8 V, whereas, the UL is the maximum voltage which is 1.2 V. 
Fig. 3-6 Block diagram of BCR with PPT controller 
Fig. 3-7 A simplified schematic of the DC/DC converter with PPT controller 
The simplified circuit of the Buck converter with the PPT control loop is depicted in 
Fig. 3-7. The algorithm of operation of the PPT controller is illustrated in Fig. 3-8. The controller 
compares the solar array voltage (V_SA) with a reference value (V_Ref) -which represents the 
desired MPP voltage-. If the result of the comparison is positive, the controller is working in a so 
called Constant Voltage mode (CV), and its output (V_Control), will be at the LL value. Hence 
the BCR output voltage will be constantly at the maximum charging voltage of the battery; 9.3V
(EOC), and the solar array is working in a point post-MPP. Otherwise, V_Control will increase to 
reduce V_OUT. The value of V_Control is calculated as in Eq. 3-1. Where, G is gain to adjust 
the slope of V_OUT declination.
𝑉𝐶𝑚𝑛𝑠𝑂𝑚𝐴 = 𝐺�𝑉𝑅𝑠𝑅 − 𝑉𝑆𝐴� Eq. 3-1
As far as V_Control is less than the UL value, the above equation is valid, and the mode of 
operation of the controller is called MPP mode, because the controller try to return the solar array 
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operating point to MPP. At that time the solar array is operating in a point pre-MPP. If the output 
voltage reduction could not return the solar array to MPP because of the load demand is high and 
the battery itself discharges. The solar array voltage constantly decreased, and then V_Control 
would reach to UL value. At UL value, V_OUT will be kept at 6V (EOD), which is the minimum 
voltage of the battery (End of Discharge) to operate safely. The output characteristic of BCR is 
shown in Fig. 3-9. As shown the BCR’s output voltage (V_OUT) is changing with the controller 
output (V_Control). On the other side the operating point of the solar array will change as shown 
in Fig. 3-10. The PPT controller modes of operation and conditions are summarized in Table 3-6.
Fig. 3-8 PPT controller’s operation algorithm flow chart
Fig. 3-9 Output characteristic of BCR with PPT control
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Fig. 3-10 Changing of 6 cells solar array operating point with Load change
Table 3-6 PPT controller modes of operation
Case State PV Region MPPT Controller output, 
V_Control
Mode of 
operation
BCR Output, 
V_OUT, V
A V_Ref <V_SA Post-MPPT LL CV mode 9.3
B V_Ref=V_SA MPP ~LL MPPT mode ~ 9.3
C V_Ref >V_SA Pre-MPPT G*(V_Ref-V_SA) MPPT mode 6<Vo<9.3
D V_Control>=UL Pre-MPPT UL CV mode 6
The PPT controller was implemented using operational amplifier circuits. The inverting 
summer circuit was selected to achieve the required characteristics of the controller. The circuit 
was built using Texas instrument® [23] TLC2272 dual operational amplifier 0The circuit was 
implemented in two successive stages amplifier as shown in Fig. 3-11, the first operational 
amplifier (AMP_A) implemented the inverting summer, and the second operational amplifier 
(AMP_B) act as a buffer ( Unity gain). The resistors RF and RG are selected to adjust the gain, 
and RB is selected to reject the input bias current. The damping resistance RDamp is to reject the 
possible noise, to limit the output current and to delay the response  
The resulting output is calculated as in Eq. 3-2.
𝑉𝐶𝑚𝑛𝑠𝑂𝑚𝐴 = 𝑉𝑅𝑠𝑅 �1 + 𝑅𝐹𝑅𝐺� − 𝑉𝑆𝐴 �𝑅𝐹𝑅𝐺�
𝑅𝐹 = 𝑅𝐺 = 100𝑘Ω
𝑅𝐵 = 𝑅𝐺||𝑅𝐹 = 50𝑘Ω
𝑅𝐷𝑃𝑠𝐷 = 100Ω
𝑉𝐶𝑚𝑛𝑠𝑂𝑚𝐴 = 2𝑉𝑅𝑠𝑅 − 𝑉𝑆𝐴 Eq. 3-2
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Fig. 3-11 PPT controller amplifier circuit based on the inverting summer topology
The DC/DC Buck converter was also selected from Texas Instrument®. The compactness 
and integrality are the main reasons of selecting that device. The selected power module
LMZ14203H [25] has an integrated inductance, integrated power switch, simple PCB layout,
protection against input/output over current and input under voltage, and high efficiency. The 
outline dimension of the device is 10.16 x 13.77 x 4.57 mm as shown in Fig. 3-12. The complete 
circuit of the converter is shown Fig. 3-13,  The specifications of solar arrays, the battery, and the 
expected current could be loaded for BCR1, BCR2 and BCR3 have been used to calculate the 
individual components values. The switching frequency of 400 KHz was selected to a have high 
conversion efficiency (85%). The input and output capacitors have been calculated to ensure 
minimum ripple in input and output voltages. The feedback dividers have been calculated to 
adjust the maximum output voltage to be 9.3V. The transient response was improved by soft start 
capacitor.
Fig. 3-12 LMZ14203H Power Module [25]
Fig. 3-13 Schematic circuit of DC/DC step-down converter
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Table  3-7 Design parameters of the DC/DC converter 
Parameter Description Type Value Unit 
Solar Array Specifications 
Ns Minimum number of SA Series Cells Input 6.00 Non 
Np No. of SA Parallel Strings Input 1.00 Non 
VOC_max SA Open Circuit Voltage (Considering BD) at 25 
oC Input 2.50 V 
Vmpp_max Maximum Power Point Voltage at 25 oC Input 2.13 V 
Isc SA Short Circuit Current at 25 
oC Input 0.49 A 
Impp maximum power point Current at 25 
oC Input 0.47 A 
VSA_O.C_max Max Open Cir. Voltage at 25 
oC Input 15.00 V 
VSA_mpp_max Max mpp. Voltage at 25 
oC Input 12.75 V 
ISA Overall Short Cir. Current at 25 
oC Input 0.49 A 
VO.C_min Minimum SA O.C voltage Input 13.05 V 
VMPP_min Minimum SA mpp voltage Input 11.10 V 
ISA_S.C_max maximum S.C Current Input 0.51 A 
ISA_mpp_max maximum mpp Current Input 0.49 A 
Battery Specifications 
NCS No. of series Battery Cells Input 6.00 Non 
NCP No. of Parallel Battery Strings Input 3.00 Non 
Vn Nominal Cell's Voltage Input 1.20 V 
Vch Cell's Charging Voltage Input 1.50 V 
Vdch End of Discharge Cell's Voltage Input 1.00 V 
Ccell Cell's Nominal Capacity  Input 1.90 Ah 
CBatt Total Capacity  Input 5.70 Ah 
Imax Max. Charging Current Input 1.52 A 
Vch_min Min. Charging Voltage Input 7.20 V 
Vch_max Max. Charging Voltage Input 9.00 V 
Load Specifications 
IL Estimated load current per one BCR Input 0.90 A 
Vomin Selected Max. Output Voltage Input 9.30 V 
Vomin Selected Min. Output Voltage Input 6.0 V 
VOUT-TRAN Output Transint Voltage Input 50.00 mV 
VIN-RP Input Ripple Voltage Input 100.00 mV 
BCR components design 
fSW-CCM BCR Switching frequency Output 400.00 kHz 
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IBCR Estimated BCR Max. Current  
(Charging current + load Current) 
Output 2.42 A 
RENT Enable Divider Top Resistor Output 55.82 kOhm 
RENB Enable Divider Bottom Resistor Output 10.00 kOhm 
RFBT Feedback Divider Top resistor Output 47.00 kOhm 
RFBB Feedback Divider Bottom resistor Output 4.37 Ohm 
CSS Soft Start Capacitor Capacitance Output 0.01 uF 
COUT Minimum Output Capacitor Capacitance Output 27.57 uF 
CIN Minimum Input Capacitance Output 14.15 uF 
RON ON Time Resistor Output 180.77 kOhm 
 
 The design steps for the device are listed below; 
 
1. Selection of output divider resistances to have 𝑉𝑂𝑂𝑂 = 9.3 𝑉 : 
• Select 𝑺𝑭𝑩𝑺 = 𝟒𝟕 𝒌𝛀 
• 𝑺𝑭𝑩𝑩 =  𝑺𝑭𝑩𝑩  ��𝑽𝑳𝑷𝑺𝟎.𝟖 � − 𝟏� = 𝟒.𝟒𝟐 𝒌𝛀 
 
2. Selection of soft start capacitor to have soft start time 𝐷𝑠𝑠 = 1 𝑚𝑚 
𝑺𝒄𝒄 = 𝒔𝒄𝒄 ∗ 𝟖𝟎.𝟖 =  𝟎.𝟎𝟏 𝒔𝑭 
 
3. Selection of output capacitance 𝐶𝑂𝑂𝑂 to have output transient voltage 𝑉𝑂𝑂𝑂−𝑂𝑂𝑃𝑛  of 50 
mV 
𝑺𝑳𝑷𝑺 >  𝑰𝑩𝑺𝑺 × 𝑽𝑭𝑩 × 𝑳 × 𝑽𝑰𝑮/(𝟒 × 𝑽𝒄 × ( 𝑽𝑰𝑮 −  𝑽𝒄) ×  𝑽𝑳𝑷𝑺−𝑺𝑺𝒎𝑺) 
𝑺𝑳𝑷𝑺 >  𝟐𝟕.𝟓𝟕 𝒔𝑭 
 
4. Selection of input capacitor to have duty of (𝑉𝑂𝑂𝑂/ 𝑉𝐼𝐼)  and input ripple 
voltage 𝑉𝐼𝐼−𝑅𝑃 = 100 𝑚𝑉 
 𝑺𝑰𝑮 > 𝑰𝑩𝑺𝑺 ×  𝑳 × (𝟏−𝑳)𝒇𝒄𝒔× 𝑽𝑰𝑮−𝑺𝑷    
𝑺𝑰𝑮 >  𝟏𝟒.𝟏𝟓 𝒔𝑭  
 
5. Selection of on time resistance 𝑅𝑂𝐼 to have a switching frequency 𝑓𝑠𝑠of 400 
kHz 
𝑺𝑳𝑮 ≅ 𝑽𝑳𝑷𝑺/(𝟏.𝟑 × 𝟏𝟎−𝟏𝟎 × 𝒇𝒄𝒔)  
𝑺𝑳𝑮 ≅ 𝟏𝟖𝟎.𝟕 𝒌𝛀 
 
The last part of BCR design is to select the reference voltage generation 
circuit. That is implemented by using a precision voltage IC (REF3012)  [26] by 
Texas Instrument® with a buffer. Two reference voltages have been used, 1.2V for 
upper limit (UL) and 0.85V for lower limit and PPT’s controller reference. The 
schematic circuit of the BCR1 including all components is shown in Fig.  3-14. The set 
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point of MPP is specified by proper selection of the solar array voltage dividers; 
DIV_T and DIV_B. The ration between the both resistances is calculated as in Eq. 
3-3. (𝑳𝑰𝑽_𝑺)/(𝑳𝑰𝑽_𝑩) = (𝑽𝑺𝑳_𝑨𝑷𝑷
𝑽𝒎𝒎𝒎∗
) − 𝟏 Eq. 3-3 
Fig. 3-14 Schematic circuit of PPT based BCR for X solar array
The maximum power point voltage of X, Y and Z solar arrays at 25°C were specified 
after testing of the panels by ATSB®. The selected voltages considered a drop due to real 
operation would be at higher temperature. It is assumed the actual operating temperature is at 
65°C. The voltage temperature coefficient of solar cell is estimated to be -6mV / °C.
For redundancy reasons, the input and output capacitors have the two series two parallel 
configuration. The capacitors are of ceramic type with the features of low equivalent series 
resistance (ESR), high operating temperature and low error. According to that configuration, the 
risk of one capacitors failure (open or short circuit) will not affect the functionality. The resulting 
input capacitance will be 28.5uF and the total output capacitance will be 94uF
To operate the operational amplifier,𝑉𝑠𝐷𝐷∗should be a bit less than 𝑉𝑅𝑅𝐹. Taking 𝑉𝑠𝐷𝐷∗ as 
0.8V and 𝐷𝐼𝑉𝑂 = 47 𝑘Ω, the bottom resistance for BCR1, BCR2 and BCR3 can be calculated as 
in .  The resistance should be selected with high precision (1% error). At the final functional 
testing, those resistances are tuned and are subjected to be replaced by others with +/- 10%
values to ensure the maximum power point operation.
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Table 3-8 Solar arrays MPP voltages and BCR set resistors
BCR Channel 𝑽𝑺𝑳_𝑨𝑷𝑷 _25 °C, V 𝑽𝑺𝑳_𝑨𝑷𝑷_65 °C, V 𝑳𝑰𝑽_𝑩, 𝒌𝛀
X- 8 Cells SA 17.46 17.2 2.3
Y- 7 Cells SA 15.51 15.27 2.6
Z- 6 Cells SA 13.21 12.97 3.1
3.2 Energy storage and deactivation switches
The battery is the energy storage element. The deactivation functions have been performed 
by put before flight, separation and kill switches. Fig. 3-15 shows the block diagram of the 
battery and deactivation switches.
Fig. 3-15 Battery and deactivation switches
3.2.1 Battery
The extra power generated will be stored in a NiMH battery. The battery is composed of 
three parallel packs, each consisting of six eneloop® NiMH cells in series [27]. One cell is 
shown in Fig. 3-16. The size of one cell is 14.35(D) x 50.4 (H) mm. and the approximate weight 
is 27g. The rated capacity of one cell is 1900 mAh, and for this battery it will be 5700 mAh at 
7.2 V. 
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Fig. 3-16 eneloop® Ni-MH cell
To achieve a longer lifetime, it is better to discharge only 40% of the rated value. To ensure 
good thermal performance of the battery during in-orbit operation, each pack has been assembled 
as shown in Fig. 3-17. The first layer of insulation is the polyimide Kapton ® tape; it is used to 
electrically isolate the packs’ positive and negative terminals from touching any metallic surface 
in the vicinity. It also used to keep the thermal sensor well attached to middle point of the pack.
The second layer is a thin sheet of lampda gel (λ-gel) to provide good adhesion and thermal
conduction between cells surface and the regular resistance sheet heater in case it is operated to 
raise the temperature if it’s below 5°C. To fix the heater with the pack, a high temperature heat 
shrinkable tube is used to increase the compactness. The last layer of the insulation is the glass 
epoxy tiles which acts as an efficient thermal insulator against the low temperature of the 
surrounding space and the battery. The glass epoxy tiles are also insulate the packs from each 
other to prevent the mutual effect between them in case of unbalanced temperature of each. They 
also fix the battery packs well to the frame to increase the rigidity and to prevent the mechanical 
stress during launching. As illustrated in Fig. 3-18 and Fig. 3-19, the battery packs are inserted 
inside an Aluminum frame for mounting to satellite structure. The frame will be fully closed
except an opening for the harness of the battery positive and negative terminals, the temperature 
sensors and the heaters terminals. The battery power harness is made of the space grade SPEC 
55® AWG 22 stranded wires, which has a very low resistance, high operating temperature (up  to 
200 °C),  and has a high current carrying capability (more than 5A). The wires will be soldered to 
each pack positive and negative terminals. To prevent the battery chemicals leak, the soldering of 
individual cells to make six of them in series should be carefully done not at high temperature. 
The proper method is to use electrical welding instead. 
Fig. 3-17 One battery pack assembly inside the battery box
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Fig. 3-18 The battery packs and glass epoxy tiles assembled in the battery Aluminum frame 
Fig. 3-19 The Battery box after assembly
3.2.2 Deactivation scheme
The deactivation scheme consists of three methods; put before flight, separation switches, 
and kill switches. The put before flight switches are backup prevention of power activation. They 
consist of two normally open switches (Put Before Flight1 and Put Before Flight2). For safety 
purposes, put before flight switches are used because they are unlike the other methods, need to 
be closed by the user. Whereas, the separation switches triggered to close by a release of 
mechanical switch and the kill switches are triggered by a command from OBC. Accordingly, at 
any phase before putting the satellite on the rocket and closing the put before flight switches, the 
satellite would not be activated, even if the separation switches in a release position. The last 
satellite preparation procedure before launching at the launch site is to close both before flight 
switches.
Fig. 3-20 Separation switch actuator (Black) and contact (White)
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To prevent power activation before full separation, three mechanical separation switches
have been used at the satellite side [28]. Each switch consists of two parts, the actuator which is 
pressed and released, and the switch’s contact as shown in Fig. 3-20. All the three switches will 
be pressed when the satellite mounted in the rocket, and will be released after separation. The 
pressed and released view is shown in Fig. 3-21 The switch is of a single-pole double-throw
(SPDT) type. The released position state is shown in Fig. 3-22. As shown, the common pin is 
connected to normally closed pin. After the switch head is pressed, the common pin will be 
connected to the normally open side instead. The separation switches have been included within 
the EPS circuit to accomplish three inhibits feature. By that configuration, the three switches 
work redundant for each other. In case of simultaneous failure of any two of them, still the 
deactivation is ensured by the remaining properly functioning one. The deactivation of EPS 
before full separation is accomplished by provision of three aspects as follows:
1. Prohibition of power generation by solar arrays using shunting circuit through one 
separation switch
2. Prevention of the battery connectivity to EPS power bus by disconnecting the battery’s 
negative terminal with the common satellite ground through one separation switch
3. Isolation of power distribution module (PDM) from EPS power bus through two 
separation switches
The deactivation scheme prior to the full separation is illustrated in Fig. 3-23. As depicted,
the three separation switches are shown in the pressed state. The shunting of solar arrays and 
battery isolation from bus were achieved through the contacts of separation switch3 (SEP_SW3). 
Accordingly, X-side, Y-side and Z-side solar arrays positive terminals will be connected to 
satellite common ground through blocking diodes to prevent power generation after the rocket 
fairing separated and before full separation. As well, the battery’s negative is isolated from the 
satellite common ground to prevent battery connection to the bus. The isolation of PDM is 
achieved by two P-MOSFETs (SEP_SW_FET1 and SEP_SW_FET2) which are connected in 
series between the EPS bus and PDM. Those transistors are driven by separation switch1 and 
separation switch2 (SEP_SW1 and SEP_SW2) respectively.
Fig. 3-21 Separation switch state [pressed (Left) and released (Right)] 
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Fig. 3-22 Separation switch SPDT schematic 0
Fig. 3-23 Deactivation scheme using separation switches (Before separation phase)
The P-MOSFETs are of type TPC8114 [29] which have been used before in space. They
have low Drain-Source on-state resistance and high power rating. The selection of the gate 
driving resistances endured that the applied gate-source voltage is sufficient to completely turn 
ON the transistor. The space environment will have an effect on MOSFET. It causes a Total 
Ionization Dose (TID) effect in the transistor’s material. Accordingly, the threshold voltage of the 
P-MOSFET will increase. The applied Gate-Source driving voltage should be higher than the 
highest expected threshold voltage after radiation exposure.
As a requirement for mission deactivation at the satellite’s end of life (EOL), two parallel 
kill switches (KILL SW1 and KILL SW2) have been used to disconnect the solar arrays from 
EPS bus. Consequently, the power generation by solar arrays would terminate and the battery 
would continuously discharge. Hence, the satellite operation would be stopped after the battery
discharged fully. The kill switches are of type P-MOSFET, TPC 8114. They are connected in 
parallel for redundancy and to reduce the risk of false off command. Basically, the kill switched 
are supposed to operate once, therefore the gate driving circuit should be reliable. The default 
state of kill switches is ON (closed) hence the gate should be connected to ground to keep them 
turned on. At the EOL the gate should be disconnected from ground and to be float. To meet that 
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requirement, the latching relay of type OMRON® G6AK-247P 0 has been used for gate driving 
of each kill switch. It has two coils (Set/Reset) with double-pole double-throw (DPDT). It has 
been used previously in missions sent to space. The set(S) and reset(R) coils and the two groups 
of contacts at their default position (6 and 11 contacts are normally closed and 8 and 9 contacts 
are normally open) are shown in Fig. 3-24. Each coil is actuated by a signal from OBC. The 
contacts’ states will be changed upon actuation of one coil at a time. The main feature of the 
latching relay is, when one of the coils is actuated, the contacts states will change and keep their 
states till the other coil is actuated. The coils and contacts states are presented in Table 3-9. For 
redundancy purpose, the two groups of contacts of each relay will be used and connected in 
parallel.
Fig. 3-24 OMRON G6A series two coil DPDT latching relay 0
Table 3-9 Two coils latching relay states
Input Coils Output Contacts state
Set Reset
0 0 No change
1 0 Change
1 1 No change
0 1 Change
Fig. 3-25 Deactivation circuit by kill switches
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 After satellite separation, the kill switches relays’ contacts will be at their default state. 
The schematic circuit of a kill switch and its driving relay is shown in Fig.  3-25. As shown, the 
set and reset coils are actuated by two NPN BJTs of type 2SC3326  [31]. The set coil’s transistor 
is turned on by KILL_SW_OPEN command from OBC which causes the kill switch to turn off 
(to open), and the reset coil’s transistor is turned on by KILL_SW_COLSE which causes the kill 
switch to turn on back (to close). The normally closed contacts (8 and 9) in the relay will be used 
to detect the kill switch status. The status signal will be sensed by OBC. 
3.3 Power Distribution Module (PDM)  
The function of PDM is to regulate the battery voltage to +5V and +3.3V, and to distribute 
them to the all subsystems though protection circuits. The block diagram of PDM is shown in 
Fig.  3-26, it consists of three DC/DC converters, reset switches and Over Current Protection 
(OCP) circuits. The following sections present the design of DC/DC converters and protection 
circuits. 
 
 
Fig.  3-26 Power Distribution Module (PDM) 
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3.3.1 DC/DC Buck converters
The function of DC/DC Buck converters is to step down the unregulated battery bus 
voltage to the regulated levels which are necessary to operate all the satellite subsystems. Two 
converters have been used to convert the battery voltage to +5V and one converter to convert to 
+3.3V. One the +5V DC/DC converters will supply the S-band transmitter while the other one 
will supply all other subsystems. The +3.3V converter will supply all subsystems. The selected 
converters are of the type PTN78060 which were developed by Texas Instrument® [32]. In 
addition to the main feature of high efficiency which up to 96%, the converters have the features 
of high output current up to 3A, wide input voltage (9V- 36V), adjustable output voltage (2.5 –
12.5V), input under voltage lockout, output over current protections and thermal protection. As 
shown in Fig. 3-27, the converter is compactly designed and comprises the controller, the 
inductance and the switch. One more advantage of that converter is that it needs very few 
components to complete its function. The selections of the input capacitor, the output capacitor 
and the setting resistor have to be selected to ensure the required output voltage and to filter out 
the ripples. The schematic of the +5V and +3.3V buck DC/DC Converters using PTN78060 are
shown in Fig. 3-28 and Fig. 3-29 respectively. The converter has its own input and output 
capacitors, yet the manufacturer recommended the minimum values of the external capacitors 
should be added. The input capacitance should be at least 14.1uF and should have a rating 
voltage at least two times the supposed input voltage (20V as the battery maximum voltage is 
9.2V). For the output capacitance, it is recommended to be higher than 100uF. For its stability 
operation at high frequency, the multilayers ceramic capacitors are recommended to improve the 
output response. As shown in Fig. 3-28 and Fig. 3-29, the input and output capacitors have been 
selected in two series two parallel configuration to provide a higher reliability. The total input 
capacitance was selected be 47uF whereas the total output capacitance was selected to be 
approximately 70uF. Three reasons were considered for selecting the output capacitance lower
than 100uF, the first was that the maximum expected load current would be 2A not 3A, second 
was to reduce the system capacitance to prevent inrush current during ON/OFF and not to affect 
the operation of  over current breaker to cut-off the circuit, and last reason was the subsystems 
already have reasonable input capacitances.
Fig. 3-27 PTN78060 adjustable switching regulator (L 25.27xW 15.75 mm) [32]
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Fig. 3-28 Schematic circuit of +5 V VDC/DC Buck converter
Fig. 3-29 Schematic circuit of +3.3 V VDC/DC Buck converter
3.3.2 Hardware Reset scheme 
Fig. 3-30 Schematic circuit of Reset circuit
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PDM has the possibility to reset the OBC and the communication (COM) system by 
external commands to recover after a latch-up occurrence. A hardware reset circuit was 
implemented to recover the OBC and COM microprocessors from hang up state. That is 
performed by reset the input power to OBC and COM. The reset signal is sent from ground 
through OBC or through L-Band receiver. The received signal will be conditioned to form a reset 
pulse which drives the reset switch. As shown in Fig.  3-26, the reset switch was inserted in the 
+3.3V and +5V supply lines to OBC and just after The corresponding DC/DC converters. The 
hardware reset scheme is shown in Fig.  3-30. As shown, the rest switch was implemented by a P-
MOSFET switch TPC8114. The default state of the switch is normally closed. That was ensured 
by keeping its gate-source voltage lower than -2V. The driving circuit was implemented by using 
a depletion type N-MOSFET BSP135N  [33]by SIEMENS©. The feature of depletion mode 
MOSFET is that it keeps ON when the gate-source voltage is higher than the threshold voltage 
which is a negative value. For BSP135N the threshold voltage is typically -1.5V. In case of no 
reset signal is received from OBC, the comparator amplifier set the source of BSP135N to 0V to 
keep the transistor ON, hence to keep the reset switch ON. If a reset signal is received the 
comparator will set the source to 5V and turn the transistor OFF. The OFF time was adjusted to 
be sufficient to reset OBC and COM. When the reset signal is received from OBC or L-Band 
subsystem, a timer circuit will convert it to a pulse of 1 second width and 5V amplitude. That 
pulse will have an exponential increase with a time constant of 220msec because of the RC 
circuit. That signal will be compared with a reference voltage of 4.16V to generate the final reset 
pulse of 0.6 second width. The comparator is implemented using TLC2272 operational amplifier. 
The functions of the RC delay circuit and the comparator are to increase the input impedance of 
the reset switch driver to prevent the false reset action, and to slow down the sharp reset signal. 
After the power rest action is completed, the reset switch will be returned to its default status as 
normally closed. 
3.3.3 Over Current Protection (OCP) 
Overcurrent protection breaker was implemented for two reasons, namely, to give the OBC 
control of switching ON/OFF of any subsystem, and to disconnect the power lines to in case of 
overcurrent anomaly in any subsystem. The overcurrent fault may be caused because of latchup 
events in the subsystems microprocessors, or due to any possible reasons. The typical schematic 
of OCP circuit is illustrated in Fig.  3-31. As shown, it consists of three parts; the OCP controller, 
the load switch (OCP-SW) and the sensing resistors. The function of the OCP controller is to 
control the N-channel load switch by driving its gate terminal to turn on or off. The LTC®4361 
by LINEAR TECHNOLOGY©  [34] was used to perform that functionality. During normal 
operation, the switch ON/OFF control of a dedicated subsystem can be accomplished upon 
receiving a signal from OBC. In case of overcurrent/overvoltage faults, the controller will 
repeatedly turn ON/OFF the switch to disconnect/reconnect the power and protects the connected 
load. That power cycling (ON/OFF) action will continue till the fault is cleared. The controller 
starts the power cycling when the sensing terminals voltage increased over 50mV. An internal 
comparator with a reference voltage of 50mV will trigger the tripping action. The function of the 
load switch is to break/connect the load line. An N-channel MOSFET by International Rectifier® 
of type IRF7910 was used  [35]. It has the features to be used in Point-of-Load applications such 
as the very low on state resistance sense and the ultra-low gate impedance. A gate resistance 
(R_Gate) will be added in series with the OCP controller to limit the gate current. Each small 
outline package contains two transistors. The function of the sensing resistors is to define the 
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current limit (value after which the OCP controller will cut-off the circuit. They should be 
selected with high power rating to withstand the high current. The sensing resistance can be 
calculated as in Eq. 3-4. Where, Ilimit is the set value of the OCP breaker.
𝑺𝑺𝑺𝑺𝒄𝑺 = 𝟓𝟎𝒎𝑽𝑰𝒊𝒊𝒎𝒊𝒔 Eq. 3-4
Fig. 3-31 A typical OCP circuit for any subsystem
Fig. 3-32 OCP breaker for OBC subsystem
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For OBC subsystem, a special design has been considered to synchronize the 
disconnection of both +3.3V and +5V to prevent mutual leakage between them. At the moment 
of single event latchup, the current will increase and both OCP breakers will perform power 
cycling to recover the microprocessors from hangup state. The limiting resistance was selected 
for both breakers as 0.42Ω to have a cut-off current of approximately 120 mA. The 
synchronization was implemented by connecting the power status pin “PWRGD” of +3.3V OCP 
controller with “ON” pin of +5V OCP controller. The default state of OBC load switch should be 
always ON, that’s why, the ON pin of +3.3V OCP controller set to low. But for +5V breaker, the 
ON/OFF status is synchronized with +3.3V breaker. The schematic of the complete circuit is 
shown in Error! Reference source not found..
3.4 Sensors
The EPS health and performance can be monitored by analyzing the data of various 
embedded sensors. The sensors will measure voltage, current and temperature at many points 
which are sufficient to know the status of the system. The analogue measurements by the sensors 
will be transferred to digital format by OBC, then to ground within the satellite data. The 
measured parameters are listed in Table 3-3. The maximum expected values and their 
corresponding converted ones after measurement also are shown in Table 3-3. Accordingly the 
total numbers of sensors are 9 for voltages, 10 for currents and two for temperatures. The main 
requirements for all sensors are to show linear behavior of the measured parameters, to be able to 
measure the required maximum expected value of each parameter, and to convert that maximum 
value to a lower value than the reference measurement voltage of the OBC analogue to digital 
converter (ADC).
3.4.1 Voltage sensors
The voltage sensor is simply implemented using voltage divider by two resistors
connected in series as shown in Fig. 3-33. The desired voltage will be down converted to a
suitable related value (V_ADC) less than the reference voltage of a 10 bits ADC. The conversion 
ratio can be calculated as in Eq. 3-5. The reference voltage of ADC is decided to be 3V, hence 
the digital converted value (V_DIG) of the measured voltage in a decimal format can be 
calculated as in Eq. 3-6. On ground the reverse process is performed to calculate the actual value 
in mV. The relation between the actual and the measured value is obviously linear. The dividers 
resistors for all measured voltages are shown in Table 3-10
Fig. 3-33 Voltage sensor’s divider
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𝑽𝑳𝑳𝑺
𝑳𝑺𝒄𝒊𝑺𝑺𝑫 𝑽𝒄𝒊𝒔𝒎𝑽𝑺 (𝒎𝑽) = 𝑺𝑩𝑳𝑺𝑺𝑺𝑳𝑷+𝑺𝑩𝑳𝑺  (𝒎𝑽)      Eq.  3-5 
𝑽𝑳𝑰𝑮(𝟏𝟎) = 𝑽𝑳𝑳𝑺𝟑 × (𝟐𝟏𝟎 − 𝟏)        Eq.  3-6 
 
Table  3-10 Voltage sensors’ resistors 
Parameter R_TOP R_BOT 
V_SA_+X 10kΩ 1.8kΩ 
V_SA_+Y 10kΩ 2.1kΩ 
V_SA_-Y 10kΩ 2.1kΩ 
V_SA_+Z 10kΩ 2.4kΩ 
V_SA_-Z 10kΩ 2.4kΩ 
V_Batt 10kΩ 4.7 kΩ 
V_+5V_Bus 10kΩ 10kΩ 
V_+5V_S_Tx 10kΩ 10kΩ 
V_+3.3V_Bus 1.8 kΩ 10kΩ 
 
3.4.2 Current sensors 
The current measurement has been implemented based on “Shunt” method. A small 
resistance with high power rating is inserted in the path of the desired current to be measured and 
the resulted voltage drop will be measured to represents the actual current value. The sensed 
voltage drop is converted by a precision amplifier with a specific gain, to a suitable value can be 
detected by ADC. The ADC will convert that voltage to a digital value corresponding to the 
actual current. On ground the digital value will be converted back to the actual one. EPS has two 
types of such current sensors, one for the purpose of measuring unidirectional current (i.e. solar 
array current), and the other to measure the bidirectional current (i.e. battery current). 
3.4.2.1 Unidirectional current sensors 
The unidirectional current sensors are used to measure the five solar arrays’ currents, the 
DC bus current, +5V bus line, +5V S_Tx line and  +3.3V bus line. The schematic of the current 
sensor is shown in Fig.  3-34. The shunt resistors; R_SENSE1 and R_SENSE2 have been selected 
as 0.02mΩ each, hence the equivalent sensing resistor theoretically will be 0.01Ω. The sensor 
has been implemented using LT®6106 high side current sense amplifier by LINEAR 
TECHNOLOGY©. It has been used before in space missions. The schematic of the 
unidirectional current sensor is shown in Fig.  3-34. The sense amplifier is powered directly from 
the supply line. The positive and negative terminals of the voltage across the shunt resistors 
indicate the direction of the current which is required to be measured. For safety purpose, a 
limiting resistor (R_LIMIT=1kΩ) will be used in series with the sensor’s output to the ADC. The 
gain of the sensor is adjusted by selection of the gain resistors R_G1 and R_G2. Those resistors 
should be selected to make sure that the resulted voltage which corresponds to the maximum 
expected current will not be higher than the reference voltage of the ADC (3V). The output 
voltage value of the sensor which represents the measured current can be calculated as in Eq. 3-
7. The converted digital value which will be sent to ground within the satellite telemetry is 
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calculated as in Eq. 3-8. According to the maximum expected values of the measured currents, 
the values of the two gain resistors for all the measured currents are calculated and presented in 
Table 3-11. The sensors relationship between the input current to the output voltage shows linear 
characteristics.
𝑽(𝑰) = (𝑰 × 𝑺𝑺𝑮𝑮𝑺𝑮) × 𝑺𝑮𝟏𝑺𝑮𝟐 Eq. 3-7
𝑽(𝑰)𝑳𝑰𝑮(𝟏𝟎) = 𝑽(𝑰)𝟑 × (𝟐𝟏𝟎 − 𝟏) Eq. 3-8
Fig. 3-34 Schematic of unidirectional current sensor using LT6106 [36]
Table 3-11 Unidirectional current sensors gain resistors
Parameter R_G1 R_G2
I_SA_+X 50kΩ 100Ω
I_SA_+Y 50kΩ 100Ω
I_SA_-Y 50kΩ 100Ω
I_SA_+Z 50kΩ 100Ω
I_SA_-Z 50kΩ 100Ω
I_DC_Bus 15kΩ 100Ω
I_+5V_Bus 12 kΩ 100Ω
I_+5V_S-Tx 12 kΩ 100Ω
I_+3.3V_Bus 10 kΩ 100Ω
3.4.2.2 Bidirectional current sensors
The battery current is direction depends on either the battery is in charging or discharging state.. 
Hence a bidirectional current sensor has been used to measure the charging and discharging 
current. The sensor also has been implemented based on sensing the voltage across shunt resistor, 
and amplifies it to sensible value by the ADC. The sensor’s circuit has been implemented using 
LT®1787 [37] precision, high side current sense amplifier by LINEAR© TECHNOLOGY. As 
shown in Fig. 3-35, a small valued sensing resistor (0.01Ω) has been used to provide a voltage 
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depends on the passing current. The sensing terminals of the amplifier (VS+ and VS-) indicate 
the direction of current flow. The feature of bidirectional measurement has bee implemented by 
leveling up the zero input current to a corresponding voltage. In case of positive current flow, the 
output voltage will be higher that bias level and it will be lower in case of reversed current flow. 
The bias voltage has been provided using a voltage reference chip REF3020 by Texas®
Instrument [38] to generate 2.048V. The divider resistors (100kΩ and 360kΩ) have been added to 
adjust the biasing voltage and to limit the sink from amplifier. The sensed voltage is amplified by 
a fixed gain of 8. Accordingly the output voltage which corresponds to the measured current can 
be calculated as in Eq. 3-9. Similarly, the digital value after conversion by ADC can be 
calculated as in Eq. 3-10.
𝑽(𝑰𝑩𝒎𝒔𝒔) = 𝑽𝑩𝑰𝑳𝑺 + 𝟖 × 𝑰𝑩𝒎𝒔𝒔 × 𝑺𝑺𝑮𝑮𝑺𝑮
𝑽(𝑰𝑩𝒎𝒔𝒔) = 𝟐.𝟎𝟒𝟖 + 𝟖 × 𝑰𝑩𝒎𝒔𝒔 × 𝟎.𝟎𝟏
𝑽(𝑰𝑩𝒎𝒔𝒔) = 𝟐.𝟎𝟒𝟖 + 𝟎.𝟎𝟖𝑰𝑩𝒎𝒔𝒔 Eq. 3-9
𝑽(𝑰𝑩𝒎𝒔𝒔)𝑳𝑰𝑮(𝟏𝟎) = 𝑽(𝑰𝑩𝒎𝒔𝒔)𝟑 × (𝟐𝟏𝟎 − 𝟏) Eq. 3-10
Fig. 3-35 Schematic of bidirectional current sensor using LT©1787 [37]
3.4.3 Temperature sensors
The temperature of the battery gives a clear indication about its state of health (SOH). 
Accordingly, two sensors have been attached to two packs out of the three which are comprised 
in the battery. The in orbit expected temperature range for the outer panels of HORYU-IV is -20-
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80°C. It was expected by the thermal designer of HORYU-IV that the internal temperature range 
will be ±15°C. According to the manufacturer’s manual of the battery cells, the allowable 
operating temperature range is 0-45°C. The battery has been insulated well to prevent the effect 
of low temperature, so no need to measure temperature less than 0°C. Hence, the selected sensor 
is intended to measure the temperature in the range 0-80°C. The sensor has been implemented 
using LM35 [39] by Texas® Instrument. The sensor will be firmly attached on its flat side to the 
battery pack. As shown in Fig. 3-36, the sensor’s package is TO-92 with an outer dimension of 
(4.3 x 4.3 mm) the schematic circuit of the temperature sensor is shown in Fig. 3-37. The output 
of the sensor will be connected directly to ADC. The output voltage changes with the sensed 
temperature in a liner scale of 10mV/°C. the maximum temperature that the sensor can detects is 
150°C, which will give 1.5V at the sensor’s output. The output will be converted by the ADC to a 
digital value as in Eq. 3-11, and to be sent within satellite telemetry.
𝑽(𝑺)𝑳𝑰𝑮(𝟏𝟎) = 𝑽(𝑺)𝟑 × (𝟐𝟏𝟎 − 𝟏) Eq. 3-11
Fig. 3-36 LM35 temperature sensor [39]
Fig. 3-37 Schematic circuit of temperature sensor using LM35
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4 Testing of HORYU-IV EPS 
4.1 Testing of solar panels 
HORYU-IV six solar panels (2 panels in +X face, and one for +Y,-Y, +Z and –Z) have 
been electrically checked alone and after mounting on FM model. The EM solar panels have 
been checked in two phases; at the manufacturer’s (ATSB©) facility and after they are delivered. 
Whereas the FM solar panels have been checked at the manufacturer’s facility and after they are 
mounted on the satellite’s FM model. The aims of checking at the manufacturer’s side and after 
delivery are to visually inspect the solar cells after assembly into panels and to check the I-V 
characteristics of each panel at light irradiance of 1367 W/m2 (AM0). After mounting the FM 
panels to the satellite’s FM model, the objectives is to check the functionality of panels after 
integration with PCDU. 
4.1.1 Solar panels stand-alone test 
The stand-alone test has been performed at the manufacture’s facility using Laser Pulsed 
Solar Simulator (LAPSS) system  [40] to measure the I-V characteristics of each panel. LAPSS 
can provide a high intensity of light approaches the AM0 intensity. Accordingly, for each panel 
the open circuit (VOC), the short circuit current (ISC), the voltage the maximum power point 
(Vmp), the current at the maximum power point (Imp) and the power at the maximum power point 
(Pmp) can be extracted. In addition the Referring to the test report of FM panels which was 
provided by ATSB©  [22] the characteristics of each panel are presented in Table  4-1. The fill 
factor (FF) represents the ratio between the maximum power could be extracted from the panel 
to the ideal generated power as calculated in Eq. 4-1. The panel’s efficiency is the ratio between 
the overall output electrical power to the incident power. The incident power depends on the 
light intensity (Pillum), the number of cells in the panel, and the area of each cell. The efficiency 
can be calculated from Eq. 4-2.  
The results of the stand-alone test which was performed by the manufacturer, all panels’ 
characteristics satisfy the design requirements. The maximum power point voltage of each panel 
will be used for adjustment of PPT controllers’ settings to control BCRs at the desired 
conditions. Roughly, each cell in each panel can generate a maximum power of 1W at AM0 and 
25◦C. 
 
𝑭𝑭 = 𝑽𝒎𝒎𝒎×𝑰𝒎𝒎𝒎
𝑽𝑳𝑺×𝑰𝑺𝑺 × 𝟏𝟎𝟎        Eq.  4-1 
 
𝑮𝒇𝒇. = 𝑷𝒎𝒎𝒎
𝑷𝒊𝒊𝒊𝒔𝒎×𝑮𝑺𝑺𝒊𝒊𝒄×𝑳𝑺𝑺𝒊𝒊        Eq.  4-2 
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Table  4-1 Solar panels characteristics according to ATSB© stand-alone test results at 25°C 
Solar 
Panel 
VOC 
(V.) 
ISC 
(A.) 
Pmpp 
(W.) 
Vmpp 
(V.) 
Impp 
(A.) 
FF 
(%) 
Eff. 
(%) 
Pillum 
(W/m2) 
+X/1 
(4 Cells) 
10.1631 0.5124 4.2299 8.7144 0.4854 81.23 29.1035 1332 
+X/2 
(4 Cells) 
10.2447 0.5174 4.2808 8.7522 0.4891 80.7637 29.1496 1346 
+Z 
(6 Cells) 
15.2392 0.5019 6.1252 12.9455 0.4732 80.0902 28.0552 1334 
-Z 
(6 Cells) 
15.3109 0.5044 6.2193 13.2138 0.4707 80.5289 28.5027 1334 
+Y 
(7 Cells) 
17.8234 0.5144 7.2042 15.5113 0.4644 78.5725 29.0558 1299 
-Y 
(7 Cells) 
17.9282 0.5153 7.2937 15.5061 0.4704 78.9524 29.3715 1301 
 
 
 
Fig.  4-1 The Solar Simulator in front of the Solar panels under test 
After solar panels have been delivered, the +Y solar panel has been checked again using A 
sunlight simulator. The device is made by SERIC  [41], and it can generate the real energy level 
of AM0. From a 600 mm distance -as shown in Fig.  4-1 - the solar simulator can generate an 
irradiance of 1400 W/m2 within the spectrum of 300-2500 nm, which matches the required AM0 
value. The solar simulator will be located in front of a solar panel of seven cells and a lux meter. 
We used a lux meter to roughly measure the radiance. The reading was 110,000 lux instead of 
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128,000 lux at AM0. The solar panel was connected to a KEITHLEY 2400 Source Meter® [42]
to measure the I-V characteristics. The source meter swept the panel’s voltage with a 42mV step, 
and read the current flow out of it. Fig. 4-2 shows the output characteristics of seven cells solar 
panel. The sweeping process was repeated every 2 min to see the effect of temperature change on 
the characteristics.
As shown in Fig. 4-3 and Fig. 4-4 , a temperature rise caused a noticeable decrease in the 
open-circuit and MPP voltage, whereas it caused an insignificant increase in the short-circuit and 
MPP current. Consequently, the MPP power was decreased. It was also noticed that the short-
circuit current was 0.4 A instead of 0.49 A, because the irradiance was 0.85 AM0.
Fig. 4-2 I-V Characteristics of a solar panel with seven cells in series
Fig. 4-3 Seven cells panel I-V characteristics with temperature change
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Fig. 4-4 Seven cells panel P-V characteristics with temperature change
4.1.2 Solar panels integrated test
The objective of the test is to check the integration of solar panels with PCDU. The 
functionality of solar panels with PCDU was verified by checking the operation of all solar
panels with their corresponding BCRs, and by verifying the measurements of all solar panels’ 
sensors. The sun simulator also has been used to generate an irradiance of AM0.
Fig. 4-5 HORYU-IV released from PAF and hanged by the crane in front of solar simulator
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HORYU-IV (FM) +Y, -Y, +Z and –Z sides will be subjected to solar simulator and the 
measurements of solar panels current and voltages are obtained from the housekeeping telemetry 
data which is sent through OBC and communication link to the ground station. Fig. 4-5 shows 
HORYU-IV (FM) hanging in front of solar simulator. To activate EPS, the separation switches 
should be released from PAF239M (testing purpose). Using the crane, the distance from solar 
simulator can be controlled to adjust the incident flux on the panels. As shown in Fig. 4-5, the 
electronic load is used to emulate the output current changing. OBC and AODS testing PCs were 
interfaced with their boards to read the measurements from ADCs.
+X was not tested because it couldn't since the satellite cannot be rotated safely
The electronic load is connected to EPS PCB (FM) and it was adjusted to work at 
constant resistance mode (CR). Fig. 4-6 shows EPS block diagram before separation and the 
electronic load connection to the charging connector. The EPS voltage and current sensors 
measurements are connected to OBC ADC which gathers the housekeeping telemetry data.
The charging connector is of a D-sub type and located on the –Z surface of HORYU-IV. The pins 
assignments are shown in Fig. 4-7. It should be noticed that after satellite separation from 
PAF239M (testing use), separation switches 1, 2 and 3 are closed, whereas, the shunting switches 
are in open position. To activate the loads, Put Before Flight2 will be closed. During the test, Put 
Before Flight1 was intentionally kept open to prevent battery connection to ground and 
discharging to electronic load.
Fig. 4-6 EPS block diagram with external electronic load connection
The test sequence was to illuminate each solar panel of +Y, -Y, +Z and –Z using the solar 
simulator, and to change the load resistance. The solar panels’ voltage and current measurements 
were collected and decoded back to the real values. For each solar panel, the voltage, current and 
power have been plotted versus the load current. The functionality of each solar panel was 
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proven by two criteria, first was to check if the satellite can be powered up when the panel was 
illuminated, which means the panel’s generated power is sufficient to start up the satellite, 
secondly, to check the solar panel’s voltage and current variation with load current changing.
As soon as any of the solar panels have been illuminated, the OBC and COM subsystems 
started and the ground station received the sensors’ data. With every change of the electronic 
load resistance to have 100mA steps, the sensors’ data have been received. According to PPT 
operation, the BCR is trying to operate the solar array at its maximum power point. Accordingly 
with the increase of load current on the BCR’s output, the solar array voltage have to decrease 
and the array’s current have to increase to compensate the load demand. Finally, the voltage and 
current tend to saturate at the maximum power point even the load current has been changed, and 
the extracted power then is the maximum.
As shown in Fig. 4-8, as the load current increased, the voltage of +Y solar array 
decreased and saturated at the desired maximum power point of 13V. For the current, it increased 
with the load till the maximum power point, which is 0.4A. The maximum power point current is 
lower than expected because the illumination was not uniform on the panel’s surface. The 
extracted power from the solar array is shown in Fig. 4-9. The power have been saturated at the 
maximum power point value could be delivered even if the load increased. Similarly, Fig. 4-10
shows the voltage and current of the –Y soar panel, and Fig. 4-11 shows the power, Fig. 4-12 and 
Fig. 4-13 for +Z solar panel, and Fig. 4-14 and Fig. 4-15 for –Z solar panel.
The output characteristics of the BCR are shown in Fig. 4-16. As shown, the DC_Bus 
(BCR output) voltage is constant at 9V when the solar array operation in post-MPP region, and 
decreases when in pre-MPP region. The minimum voltage can be reached is 6V which is the 
EOD specified value. The current was increasing according to electronic load.
Fig. 4-7 Battery charging connector
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Fig. 4-8 +Y Solar array Voltage and Current vs. Load Current
Fig. 4-9 +Y Solar array generated Power vs. Load Current
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Fig. 4-10 -Y Solar array Voltage and Current vs. Load Current
Fig. 4-11 -Y Solar array generated Power vs. Load Current
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Fig. 4-12 +Z Solar array Voltage and Current vs. Load Current
Fig. 4-13 +Z Solar array generated Power vs. Load Current
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Fig. 4-14 -Z Solar array Voltage and Current vs. Load Current
Fig. 4-15 -Z Solar array generated Power vs. Load Current
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Fig. 4-16 Voltage and Current at DC_Bus (BCR output)
4.2 Testing of Battery
The risk of Battery failure during operation may lead to a mission failure. Usage of COTS 
cells to build the Battery should be carefully considered. Accordingly, extensive testing 
procedures have been performed to verify the Battery functionality for in-orbit operation. Before 
cells assembly into Battery box, some verification requirements also were specified as shown in 
Fig. 4-17.
Fig. 4-17 Verification requirements of cells before assembly into Battery box
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In this section, four tests were presented. The first test was the cells screening test to select 
the proper cells to be assembled to build the Battery. The second test was to estimate the charge 
loss percentage and voltage drop of the cells after storage. The third test to. Investigate the effect 
of temperature rise of the Battery on its internal DC impedance. The last test was to verify the 
Battery charging/discharging characteristics prior to launching.
4.2.1 Battery’s cells screening test
In this section, the cells screening test is described. The aims of the test were to 
characterize the NiMH cells and to select those most identical to make three packs of six series 
cells with a total of 18 cells. The three packs will be connected in parallel to work as the EPS 
battery. Each cell has a rated capacity of 1900 mAh. Fig. 4-18 shows one battery pack after 
soldering of the terminals of six series connected eneloop® Ni-MH cells. The characterization 
process included two tests: the first was the charge/discharge characterization test, and the 
second was internal DC impedance measurement.
Fig. 4-18 A pack of six series connected Eneloop® NiMH cells
Fig. 4-19 Battery Test Setup Schematic diagram
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Fig. 4-20 Battery Test Setup instruments
Fig. 4-19 and Fig. 4-20 show the test setup that was prepared screening process. As shown, 
the cell under test was connected to an external power supply and to an electronic load. The 
monitoring and automatic control of the test procedures were performed by a system of Ni- Data 
Acquisition (Ni-DAQ) connected to a PC that runs a LabVIEW® program. The external power 
supply was set at Constant Current (CC) mode to charge the cell. The electronic load was set at 
CC mode as well to discharge the cell. The setup was prepared to screen 40 cells to select two 
sets of Batteries for HORYU-IV Engineering Model (EM), and to screen 48 cells to select one 
set of Battery for the Flight Model (FM). The screening test procedures were prepared according 
to the manufacturer’s manuals. The procedures are shown in Fig. 4-21 and described in 
Table 4-2.
Table 4-2 Description of screening test procedures
1. Charge/discharge program start
2. 1st impedance measurement ( I=50mA, 100mA)
3. Discharge (C.C mode Current 1C=1900mA, EOD=1V)
4. Check EOD until 1V
5. Charge (preparation mode I=500mA, Rapid charge mode I=1000mA, Trickle charge 
I=100mA  )
6. Three parallel conditions were checked
7. 2nd impedance measurement ( I=50mA, 100mA)
8. Discharge (C.C mode Current 1C=1900mA, EOD=1V)
9. Check EOD until 1V
10. 3rd impedance measurement ( I=50mA, 100mA)
11. Cycling process finish
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Fig. 4-21 Cells screening test scenario
To calculate the internal DC impedance, the DC method was used. That method neglects 
the reactance part of the cells internal impedance and considers only the DC resistance. It was 
verified by the impedance measurements that the value depends on the cell’s stored capacity. The 
stored capacity can be represented as state of charge (SOC) or state of discharge (SOD). SOC is 
the percentage of the charged capacity to the rated capacity, where the SOD is the percentage of 
the discharged capacity to the rated capacity, or the complement of SOC. The cell’s SOC is 100%
where SOD is 0% if it is fully charged. SOC is 0% where it is 100% in case the cell is fully 
discharged. The highest value of the internal impedance when the cell’s is fully discharged (0%
SOC). The temperature of the cells have an effect on the internal impedance value, hence all 
measurements have been done at 25°C. The sequence of impedance check was as follows:
• Turn OFF the Electronic Load and measure the cells’ open circuit voltage.
• Adjust the E-Load at CC mode of 50 mA or 100mA.
CHAPTER 4. TESTING OF HORYU-IV EPS 
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• Turn ON the discharge switch and measure the new value of the cell’s voltage. 
• Repeat the test 25 times and calculate the average value. 
• According to the DC method, the internal impedance is calculated at 𝑰_𝑳 of 50 mA or 
100 mA as in Eq. 4-1: 
𝑺𝒊𝑺𝒔𝑺𝑺𝑺𝒎𝒊 = 𝑽𝒄𝒇𝒇−𝑽𝒄𝑺𝑰_𝑳           Eq.  4-3 
The discharging process of the cell was performed at constant current equals to 1C, where 
C is the rated capacity of the cell per hour. For enelooop® cells, 1C equals 1900 mA, as the rated 
capacity is 1900 mAh. During the discharge process, the electronic load was adjusted at CC 
mode and 1900 mA. The discharging stopped at a prescribed voltage as mentioned in the cell’s 
datasheet that voltage to protect the cell’s from over discharge hazards. End of Discharge voltage 
(EOD) is indicated as 1 V. 
The charging process was performed according to the manufacturer’s standards methods 
of charging presented in  0. The charging was performed in three phases, preparation, rapid and 
trickle. Each phase has a dedicated setting of charging current as presented in Table  4-2. The 
external power supply was automatically set in each phase with the CC settings, which were the 
charging current and charging voltage. According to the typical characteristics of Ni-MH cell, the 
maximum charging voltage or the end of charge voltage (EOC) should be 1.65 V to prevent the 
hazards of overcharging. 
Each cell took about 6 hours for completing the screening process. To speed up the 
screening test process, two identical test setups have been used; Setup1 (S1) and setup2 (S2). 
Using each setup half of the dedicated cells under screening have been checked. A calibration 
test has been conducted for both setups to verify that they are identical and give the same results. 
In general, the selection criteria of the FM cells were indicated as: 
• Charge/Discharge profile per cell as typical Ni-MH cells 
• Discharged capacity per cell is at least 0.85 the rated capacity (rated capacity of 
eneloop® Ni-MH is approximately 1900mAh) 
• Internal impedance per cell is less than 90 mΩ (Typical value is 75 mΩ) 
In case of EM cells, only the impedance balance and match between the assembled packs 
was the concern, regardless the value of the individual cells impedance or the capacity. Among 
40 screened cells for EM, two sets of Battery were needed, main and back-up sets. For the main 
set, the most identical cells have been selected to build almost three balanced packs. For the 
back-up set, the rest of cells have been selected and distributed on the three packs. Fig.  4-22 
shows the DC impedance (Vertical Axis) of the selected main and back-up EM sets. The 
designation of each cell includes the setup number (S1 or S2), and the cell number (C1 to C18). 
Fig.  4-23 shows the selected cells to compose each pack to be balanced. The average internal DC 
impedance of the individual cells was 79 mΩ, which is close to that indicated by the 
manufacturer (75 mΩ). The total internal DC impedance of each pack is presented in Table  4-3. 
Initially, all the screened cells were not at the same SOC, so it was expected that during the first 
discharge, some cells may reach to EOD voltage faster than others. Regardless the differences in 
the discharge time, the charge/discharge voltage profile of the selected cells of one pack are 
identical as shown in Fig.  4-24. The temperature profile of all cells is also similar as shown in 
Fig.  4-25. 
Similarly, for FM cells, 48 cells have been screened to select the most identical 18 cells 
for one set. Fig.  4-26 shows the range of variation of SOC for each of the screened cells. 
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Fig. 4-27 shows the range of SOD, and Fig. 4-28 shows the range of internal DC impedance. 
Each cell is presented as a dot. The red dots show those screened with setup1, where the blue 
dots for setup2. As shown, after excluding the outliers, the remaining would normally distribute 
around the average (continuous line).
Fig. 4-22 Selected EM main and backup Battery cells
Fig. 4-23 Internal DC Impedances of EM Cells
Table 4-3 Total Internal Impedance of EM Battery Packs
Pack Number Total Internal Impedance (Ohm)
1 0.4704
2 0.4704
3 0.4705
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Fig.  4-24 a pack (6 cells) charge/discharge voltage profile. 
 
 
Fig.  4-25 a pack (6 cells) charge/discharge temperature profile 
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Fig. 4-26 The range of SOC variation for 48 cells
Fig. 4-27 The range of SOD variation for 48 cells
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Fig. 4-28 The range of DC impedance variation for 48 cells
Table 4-4 presents a summary of all the screened cells. The selected cells have been 
assembled into three packs to build the FM Battery. Each pack’s internal DC impedance -which 
was measured for 25 times- is presented in Table 4-5 and shown in Fig. 4-29.
Table 4-4 Summary of FM screened cells
Total 48 Cells SOC (%) SOD (%) R_internal (mΩ)
Minimum 83.79 66.97 66.8
Maximum 113.26 91.01 87
Average 99.19 86.68 72.47
Table 4-5 Total Internal Impedance of FM Battery Packs
Pack Number Total Internal Impedance (Ohm)
1 0.495
2 0.525
3 0.485
76
Fig. 4-29 The internal DC impedance of FM Battery packs
4.2.2 Charge loss estimation test
NiMH cells have a certain level of self discharge that occurs when they are stored or 
left at rest. The chemical ion shuttles are the main contributions to self discharge which 
continuously discharge the cell over longer periods of time. The rate of the self discharge is 
highly dependent on the temperature of the cell. Higher temperatures yield higher self 
discharge rates 0.
Fig. 4-30 Charge loss test scenario
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After sending the satellite for launching, it may take some time before sending to 
space. Accordingly, to be able to predict the state of health (SOH) of the Battery, it is 
important to estimate the rate of charge loss (self discharge). The effects of self discharge 
will have impact on the stored capacity (SOC) and the terminal voltage of the Battery. The 
charge loss estimation test was performed for 6 cells of eneloop® Ni-MH cells. The test 
scenario is shown in Fig. 4-30. Charge/discharge process is done as described before 
according to the recommended method by the manufacturer. The storage period was selected 
to be 4 months in a desiccator. The storage environment inside the desiccator was 1 ATM, 
20% humidity, and 23°C. The cells were selected randomly from the remaining screened FM 
cells. Fig. 4-31 shows the Charge/Discharge characteristics of one stored cell. As noticed in 
the figure, after 4 month of storage, the cell experienced a voltage drop of 0.2V, and a charge 
loss of 30% assuming the cell’s cycle efficiency is 100%. Fig. 4-32 and Fig. 4-33 show the 
charge losses for all the stored cells which are similar. As shown in Fig. 4-33, 4 cells show an 
average decrease of about 10% in the internal DC impedance after storage, while 2 cells kept 
almost the same. The reason of the impedance change is the SOC change after storage.
Fig. 4-31 One cell SOC loss and voltage drop after 4 months of storage
Table 4-6 All cells SOC, SOD and DC impedance
Cell Charged Capacity 
(SOC) mAh (%)
Discharged 
Capacity (SOD) 
mAh (%)
DC Impedance 
before storage 
(mΩ)
DC Impedance 
After storage 
(mΩ)
Cell 1-4 105.84 74.511 64.591 67.3
Cell 1-7 105.94 76.1 64.707 66.3
Cell 1-24 104.28 78.06 78.92 64
Cell 2-3 105.82 77.714 72.837 65.1
Cell 2-8 109.75 79.531 78.821 59.6
Cell 2-16 107.92 77.772 77.139 64.3
78
Fig. 4-32 All 6 cells SOC loss after storage for 4 months 
Fig. 4-33 SOC, SOD and DC impedance change of all 6 cells
Accordingly, the rate of charge loss of one eneoop® Ni-MH cell was estimated to be 0.075 of the 
rated capacity per month of storage at 23°C. This is subjected to be increased in case of storage 
at higher temperature. That conclusion is applicable for HORYU-IV Battery.
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4.2.3 Internal DC impedance change test
The internal DC impedance of the Ni-MH battery cell is the sum of reaction components, 
electrolyte and those resistance elements corresponding to current collectors and inter-
connectors [45]. The battery SOH (cycle efficiency and aging), self-discharge rate, 
Charge/Discharge characteristics, and thermal performance, all are the consequences of the 
internal DC impedance. As presented in screening process, the internal DC impedance was 
determined by measuring the resulted cell’s terminal voltage drop due to discharge of a small 
amount of current (50 mA or 100 mA). All the DC impedance measurements of the screening 
process were performed when the cell’s temperature saturates at 25°C. HORYU-IV Battery have 
experienced many cycles of temperature change in space, which shows temperatures unbalance 
between its encompassed packs. Accordingly, it was important to check the influence of the cell’s
SOC and temperature on the DC internal impedance, consequently, on the battery performance. 
The test article were the EM Battery packs of HORYU-IV (three packs each of 6 series 
eneloop® Ni-MH cells). The setup of the test is shown in Fig. 4-34. The heating of packs was 
done using two Resistors-Plates heaters. As shown in Fig. 4-35, each consists of four 12 Ω 
metallic cased high power serially connected resistors, attached to 2 mm thickness aluminum 
plate. The packs were placed between the two plates to have a uniform heat distribution from all 
sides. The top and bottom group resistors have been connected in parallel and to 40V, 6A power 
supply. The temperature was manually controlled by changing the supplied current.to the heaters. 
The charging/impedance measurement system was the same as that has been used for the 
screening process. The temperature was measured by a thermocouple which was inserted at the 
middle point of the pack to give accurate measurements. The test scenario is shown in Fig. 4-36.
The results of the test show change of the internal DC impedance with both the temperature and 
SOC. Both relations are presented. The DC impedance change also should had an impact on the 
pack’s voltage during charging
Fig. 4-34 Test setup schematic
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Fig. 4-35 Top/Bottom Resistors-plates attachment to 3 Battery packs
Fig. 4-36 DC impedance change test procedures
The charging profile of one battery pack is shown in . The charging of each step has been 
done at CC mode of 0.5C (1A) for 12min. to have 10% SOC within the temperature range of 27-
55°C. According to the characteristics of Ni-MH batteries, the symptoms of full charge state are 
an increase of temperature and the EOC voltage would be approximately 1.6V/Cell and has to 
show a drop by 10mV/Cell, which means for the pack of 6 cells, EOC should be 9.6V and drop 
by 60mV. Only at 27°C and 35°C, the EOC voltage satisfied the above symptoms which mean
the battery’s pack was fully charged. At higher temperatures, the battery’s pack did not reach the 
CHAPTER 4. TESTING OF HORYU-IV EPS
81
full charge state. The reason behind that is the charge acceptance capability of the batteries was 
decreased, and the internal DC impedance has been changed. The temperature profile during 
charging is shown in . During the test the temperature was manually controlled through the 
heater’s power to be at the desired value with a margin of 1-2°C.
Fig. 4-37 One pack charging characterestics at different temperatures 
Fig. 4-38 One pack temperature profile during charging 
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For the different test temperatures, the change of the internal DC impedance with SOC 
for all packs is shown in Fig. 4-39, Fig. 4-40 and Fig. 4-41. It is concluded that at any 
temperature, the internal DC impedance is high when the battery is empty, then starts to decrease 
and stabilizes as the SOC increases. As the battery approaches the full charge state, the DC 
impedance would increase again. As shown in Fig. 4-42, Fig. 4-43 and Fig. 4-44, at any SOC, the 
DC impedance decreases as the temperature increases. The average rate of DC impedance 
decrement (∆𝑺/∆𝑺 ) could be calculated at each SOC according to Eq. 4-2 and Eq. 4-3. Table 4-7
presents the results of calculation of the rate of change of DC impedance of one pack with every 
10°C temperature rise. It is concluded that, the average (∆𝑺/∆𝑺) approximately equals to -6%.
∆𝑺/∆𝑺 = (𝑺𝟐𝟕−𝑺𝟑𝟓)+(𝑺𝟑𝟓−𝑺𝟒𝟓)+(𝑺𝟒𝟓−𝑺𝟓𝟓)
𝟑
 𝒎𝛀/𝟏𝟎°𝑺
Eq. 4-4
∆𝑺/∆𝒔 = ((∆𝑺/∆𝑺)/𝑺_𝟐𝟕 ) ∗ 𝟏𝟎𝟎  %/𝟏𝟎°𝑺 Eq. 4-5
Fig. 4-39 Pack#1 DC impedance change with SOC at different temperatures
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Fig. 4-40 Pack#2 DC impedance change with SOC at different temperatures
Fig. 4-41 Pack#3 DC impedance change with SOC at different temperatures
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Fig. 4-42 Pack#1 DC impedance change with temperaturesat at different SOC
Fig. 4-43 Pack#2 DC impedance change with temperaturesat at different SOC
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Fig. 4-44 Pack#3 DC impedance change with temperaturesat at different SOC
Table 4-7 One pack DC impedance change with 10°CTemperature rise
SOC (%) 𝑺𝟐𝟕, (mΩ) ∆𝑺/∆𝑺 (mΩ)_R/10°C ∆𝑺/∆𝑺 %//10°C
0 800.000 -67.238 -8.405
10 307.650 -16.772 -5.452
20 274.364 -16.863 -6.146
30 260.998 -16.794 -6.435
40 256.820 -17.584 -6.847
50 254.277 -16.622 -6.537
60 255.579 -15.639 -6.119
70 261.401 -14.823 -5.671
80 280.629 -18.119 -6.457
90 295.478 -16.942 -5.734
100 296.406 -11.916 -4.020
The change of the Battery charging characteristics in case of unbalance between the 
temperatures of the packs has been studied. During that test, all the three packs have been 
connected in parallel to simulate the real Battery. One pack was heated up to 55°C, where the 
other two were kept at room temperature (25°C ). All packs were initially empty, and the 
charging process initiated at Constant voltage mode (CV) of 9.6V (expected EOC voltage) for a 
100min. the reason of charging at CV mode not at CC mode, was to observe the unbalance effect 
on the charging current. As the DC impedance is inversely proportional to the temperature, it was 
expected that the charging current should increase in case the packs temperatures were not the 
same. At that time, the higher pack temperature will draw a larger charging current. Fig. 4-45
shows the Battery’s charging voltage in two cases; if one pack was at higher temperature than the 
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others and if all the three packs were at 25°C. As noticed the balanced packs reach to the EOC
voltage a bit earlier than the unbalanced one. Fig. 4-46 shows the Battery charging current, 
which shows an increase in case of unbalanced operation. That means the battery will draw a 
higher current during charging while it is still not fully charged and the voltage did not reach the 
full charge value.
Fig. 4-45 Battery voltage charge characteristics
Fig. 4-46 Battery charging current profile
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4.2.4 Pre-launching preparation
Before sending HORYU-IV for launching, the Battery has to pass safety procedures and 
to be fully charged. The charging has been done through an access connector attached to the 
satellite’s external panel and connected to the battery terminals. Fig. 4-47 shows the charging 
setup and the charging connector interface. Before connecting the charging equipment, the 
Battery terminals isolation from EPS load Bus and ground had to be verified. That was ensured 
by separation switches. Using a tester, the discontinuity check has been checked between (Batt+ 
with RBF2) and (BATT- with RBF1 RTN) pins.
Fig. 4-47 Charging setup connected to the Battery through charging connector
Fig. 4-48 (Left) Charging setup and HORYU-IV, (Right) Charging connector and continuity check 
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The charging process has been performed according to the previously prescribed 
sequence in the screening process. Fig. 4-49 shows the charging characteristics of FM Battery. 
As shown the Battery voltage profile during charging was as expected. The full charging 
symptoms were observed. As shown the maximum voltage was exactly 9.6V and a voltage drop 
of 50mV was noticed. The maximum temperature at EOC was 40°C. Fig. 4-50 shows the 
measurements of the internal DC impedance at different SOC. The DC impedance was higher at 
lower SOC which is consistent with the pervious findings.
Fig. 4-49 FM Battery Charging characteristics
Fig. 4-50 FM Battery total internal DC impedance
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4.3 Radiation Effect Test
In this section the description and results of the tests of the radiation effects on EPS board 
are presented. Two tests were carried out; the MOSFET radiation hardening test and provision of 
mitigation technique of Single Event Latchup (SEL) that may occur in any subsystem
particularly, OBC. The mitigation of SEL was implanted by Over-Current Protection (OCP) 
circuit.
The ambient space radiation environment results in sufficient number of charged particles 
which can propagate through the satellite’s external structure and interact with the electronic 
components. The sensitivity of COTS components to the radiation effects is not usually provided 
by the manufacturers, because they are not dedicated for space use. In addition to the smaller 
size, the versatility and the complexity of the components have become, their sensitivity to the 
space radiation environment has a great concern by spacecraft engineers 0. The interaction with 
charged and heavy particles causes undesired effects in the components. The effects were 
classified into two categories; cumulative effect and Single Event Effects (SEE).
Cumulative effects are the defects caused by the deposition of energy carried by the 
ionizing particles in the device semiconductor and isolation material. The damages in the devices 
are caused by the generation of undesired electron-hole pairs which can be segregated by the 
electric field throughout the device. Single event effects (SEE) are the various malfunctions in 
the electronic components caused by interaction with a single ionizing particle with sufficient 
transfer of energy (LET). Table 4-8 summarizes the radiation effects on devices.
Table 4-8 Summary of radiation effects on electronics components [47]
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4.3.1 MOSFET Radiation Hardening Test
The objective of the test was to investigate the functionality of three different types of 
MOSFETs used in EPS during exposure to a radiation dose up to 20 krad. The test method was to 
measure the drain-source IV characteristic at different values of gate-source voltage. If the target 
MOSFET could operate properly up to a radiation level of 10 krad, it was considered to have
successfully passed the test. 
With a 3-year expected lifetime, at an altitude of 575 km and an inclination of 31o, the 
cumulative dose of energy deposited in the materials is called the total ionizing dose (TID) and 
expressed in terms of CGS unit, Rad. The expected TID of HORYU-IV was calculated using 
SPENVIS® [48] for a thickness between 0.5–1 mm, and the maximum dose is 16 krad as shown 
in Fig. 4-51. The test was held at the Center for Accelerator and Beam Applied Science, Kyushu 
University. The cause of the TID damage to the MOSFET is the resulted trapped holes – because 
they are less mobile than electrons- in the insulator layer or in the interface Si-SiO2. All that 
holes can accumulate and influence the semiconductor’s characteristics. Accordingly, the 
transistor threshold voltage will be influenced. The effect of threshold voltage shift may lead to 
problems in the device switching. Fig. 4-52 shows the trapped holes in the insulator layer of n-
channel MOSFET. Similarly, for p-channel types the holes will be trapped in the insulator layer 
or in the interface.
Fig. 4-51 Exbected TID for HORYU-IV
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Fig. 4-52 A schematic cross section of an n-channel MOSFET (left). A detail of the gate oxide shows 
the trapped holes in silicon interface (right). [49]
The devices under test (DUT) are presented in in Table 4-9. As shown only one type of 
MOSFETs have been used before in a successful mission, so it is important to check the 
hardening for the new devices against radiation. The simplified test circuit is illustrated in 
Fig. 4-53, where Sourcemeter#1 was used for sweeping of Gate-Source voltage from 0V to 2.5V
with a step of 0.1V and Sourcemeter#2 was used for sweeping Drain-Source voltage from 0V to 
10V.with a step of 0.1V. The complete test setup is shown in Fig. 4-54. As shown, each board 
will constitute three samples of each MOSFET type. The control board will switch between 
boards and between samples. The two source meters were used for voltage sweeping and 
measurements. The Ni-Data acquisition system was used to monitor and control the whole test.
Table 4-9 Devices under test
Transistor 
Part No.
Type Default 
State
Threshold 
Voltage 
(Vth), V
EPS Board 
Location
Quantity Package 
Type
Space 
Heritage
TPC8114 P-
MOSFET
OFF -0.8 ~-2.0 Kill Switch
Separation 
Switch
Satellite 
Reset
S_Tx ON
SW
11 2-6J1B Yes 
(HORYU2
)
IRF7910 N-
MOSFET
OFF 0.6 ~2.0 Load OCP 13 SO-8 NO
BSP135N N-
MOSFET
ON -0.7~-1.8 Satellite 
Reset
4 SOT-223 NO
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Fig. 4-53 Simplified test circuit of each MOSFET device
Fig. 4-54 MOSFET Radiation hardening test setup
The DUT boards are shown in Fig. 4-55 and fixed in a position facing the radiation beam. 
In Fig. 4-56, the DUT boards were placed 90 cm apart from a 60 Co gamma-ray irradiation unit 
to have a radiation dose of 4 krad/h. The control board, source meters and data acquisition 
system were located behind a protection wall and connected to DUT boards as shown in 
Fig. 4-57. At every 2 krad (every 30 min.), the measurements process was initiated for each 
sample. At each step of the gate voltage, the drain voltage was swept and the drain current was 
recorded.
Fig. 4-58 and Fig. 4-59 show the characteristics of IRF7910 N-MOSFET. As noticed, as 
the radiation dose increases, to have a certain drain current, the threshold voltage is decreased. In 
the contrary, for TPC8114 as shown in Fig. 4-60 and Fig. 4-61, the threshold voltage to pass the 
same drain current would increase. Fig. 4-62 and Fig. 4-63 show the characteristics of BSP135N.
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Fig.  4-55 DUT Boards 
 
Fig.  4-56 Placement of DUT in front of Co gamma-ray irradiation unit 
 
 
Fig.  4-57 Control board and data acquisition system behind the protection wall 
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Fig. 4-58 Drain Current – Gate Voltage characteristics for N-MOSFET type IRF7910
Fig. 4-59 Drain Current – Drain Voltage characteristics for N-MOSFET type IRF7910
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Fig. 4-60 Drain Current – Gate Voltage characteristics for P-MOSFET type TPC8114
Fig. 4-61 Drain Current – Drain Voltage characteristics for P-MOSFET type TPC8114
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Fig. 4-62 Drain Current – Gate Voltage characteristics for N-MOSFET type BSP135N
Fig. 4-63 Drain Current – Drain Voltage characteristics for N-MOSFET type BSP135N
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Fig. 4-64 TID effect on MOSFETs
Fig. 4-64 shows the TID effects on the MOSFETs. For N-MOSFET IRF7910, the gate
threshold voltage (Vth) decreased while the dose rate increased, which means the transistor will 
be easier to switch ON. On the contrary, for P-MOSFET TPC8114, it was noticed that the Vth 
increased as the radiation dose increased. This means that the transistor tends to switch OFF. 
These results prove that the accumulated charges in MOSFET gates due to a radiation effect are 
positive charges (holes). These charges cause a gate-biasing effect, which will help the applied 
gate voltage in case of the N-MOSFET, and opposes that of the P-MOSFET. In case of 
depletion-type N-MOSFET BSP135N, the Vth increased with an increased radiation dose. So the 
device needs a higher voltage to switch OFF, because it is normally ON. Another phenomenon 
was observed during the OFF state of BSP135N, namely, an increase of leakage current as the 
radiation dose increased. From the test results, the three types of MOSFETs worked properly 
under a radiation dose up to 20 krad, hence they can be used in the EPS.
4.3.2 Single event latch-up mitigation with overcurrent protection circuit test
Single event latch-ups are hard errors caused by single energetic particle passing through
the sensitive region of the device structure. An induced current is resulted because the single 
event forms a parasitic thyristor. That latching (permanent) abnormal current will flow through 
the device where the power supply input of the device is shorted to ground 0 The resulted current 
of that single event latch-up (SEL) may cause device damage, if it continues for enough time to 
cause device’s overheating. To resume normal device operation, that fault must be cleared by 
cutting off the power to the device, then turn on back. Over-current circuit breakers are often 
used to perform the action of power cycling.
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Within EPS distribution module, over current protection (OCP) circuits were implemented 
to mitigate the effect of SEL. The functionality of OCP was verified by two tests; test with latch-
up simulator, and test under exposure to a radiation source.
4.3.2.1 Over-Current Protection circuits functionality test using latch-up simulator
The latch-up phenomenon may occur on any dedicated output from power distribution 
module of EPS. To check the functionality of OCP of a dedicated subsystem, that output was 
connected to a latch-up simulator. The latch-up simulator consists of an electronic load 
connected in series with a thyristor (SCR) which is ON/OFF controlled through its gate. The 
electronic load was set at Constant Current (CC) mode. The aim of using SCR was to cutoff the 
current flow as soon as the Anode to Cathode voltage (V_AK) reversed or went to zero. 
Fig. 4-65 shows the latch-up simulator circuit.
OCP circuit was built using linear technology® OCP controller LTC4361-2 below.
Fig. 4-66 illustrates the pin assignment of the OCP IC, the function of each pin and the waveform 
at each pin after the Over-Current (OC) event, cutoff and startup times. As shown the output 
completely restarts from off to on in about 130ms in addition to the switching time of the load 
switch (about 20ms).
The test was performed by turning on the electronic load at an initial CC setting of 
50mA, switching on SCR, then increase the load current gradually till the tripping value. If the 
OCP circuit is working properly, it will restart the load voltage (power cycle), accordingly, SCR 
will cut-off the load current. The output bus voltage, voltage across the electronic load, and SCR 
V_AK were monitored using an oscilloscope. Eq. 4-4 and Eq. 4-5 present the relation between 
voltages in both on and off states.
𝑽𝑩𝒔𝒄𝑳𝑮 = 𝑽𝑳𝒄𝒎𝑫𝑳𝑮 + 𝑽𝑳𝑲𝑳𝑮 Eq. 4-6
𝑽𝑩𝒔𝒄𝑳𝑭𝑭 = 𝑽𝑳𝑲𝑳𝑭𝑭 Eq. 4-7
Fig. 4-65 latch-up simulator circuit
Fig. 4-67 shows the resulting waveform of OUT pin of 5V OCP of a dedicated subsystem 
after OC occurrence. As shown, the on-state voltage was 5V. After OC event the off-state voltage 
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became 0.8V which is the V_AK at off state. The off time (Δt) equals 176ms which is close to 
that indicated in the datasheet. Fig. 4-68 shows the terminal voltage of the electronic load to 
verify the cut-off after OC event. As seen, the on-state voltage was 4V which is the bus voltage 
(5V) after subtracting the V_AK at on state (1V). Fig. 4-69 shows the behavior of SCR during 
both on and off states.
Fig. 4-66 LTC4361-2 OCP Controller below
Fig. 4-67 Power cycle of +5V Output voltage from OCP to load after OC event 
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Fig.  4-68 The terminal voltage across the load  
 
 
Fig.  4-69 SCR characteristecs during ON/OFF 
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4.3.2.2 Over-Current Protection circuits functionality test under exposure to 252Cf source
The real radiation effect of the space environment can be manipulated in ground. The 
sensitive devices to SEL could be exposed to a flux of heavy ions emitted by a radioactive 
material. The mitigation of SEL with OCP circuits was investigated for On-Board Computer 
subsystem of HORYU-IV (OBC). OBC was a part of HORYU-IV motherboard that includes 
EPS PCDU and communication (COM) subsystems controllers.
Within OBC, the 3.3V supplies H8 family microprocessor of the Renesas® Electronics 
Corporation. However, 5V power line supplies a Microchip Technology® PIC microcontroller.
Both devices are SEL susceptible. The test was performed in the facility of the Kyoto University 
Research Reactor Institute, where the heavy ions flux from isotopes of 252Cf source can cause 
SEL of the mentioned devices. Two H8 microprocessors (H8 main and H8 COM) and one PIC 
microcontroller were tested. The plastic packages of the devices were removed (de-capped) as 
shown in Fig. 4-70 to be easily influenced by the radiated flux.
Fig. 4-70 H8 microprocessors under test after plastic package removal
The radiation effect on the de-capped devices has been demonstrated using a camera flash 
light. The camera flash brought very close to the devices and initiated to produce its high 
intensity photons directly on the die which simulate the radiation effect. The OCP performance 
was monitored to verify the interception of power. Initially, OBC_+5V and OBC_+3.3V lines 
were individually protected by their corresponding OCP as shown in Fig. 4-71. As shown, the 
sensing resistors have been selected to set the current limit after which the OCP automatically 
restart the output voltage to the OBC line. Fig. 4-72 shows the restart action of OBC_+3.3V line 
when H8 microprocessor subjected to the camera flash. It is noticed that at the moment of flash 
blinking, the OCP circuit detected an over current and tried to switch off OBC_+3.3V. Due to the 
interface between some input/output ports of H8 microprocessors and other circuits supplied by 
+5V line, a leakage current passed through and prevented +3.3V line to fully switched off to 0V. 
Accordingly, OBC_+3.3V line kept at 1.25V during off state, and the restart process failed. As 
shown, +3.3V bus current decreased during OBC_+3.3V line off state, the battery bus current 
which supplies both converters did not decrease so much, and OBC_+5V line was not affected as 
the anomaly only on OBC_+3.3V line. The restart time as seen was 145ms which is matching 
what is shown in the waveforms of Fig. 4-66. The failure of power cycle process of H8
microprocessors would lead to failure of mitigation against SEL. That failure could be overcome 
by synchronizing the disconnection of both OBC_+3.3V and OBC_+5V supply lines in case of 
an overcurrent event occurrence in OBC +3,3V line. As shown in Fig. 4-73, the modification was 
implemented by connecting the PWRGD pin of OBC_+3.3V OCP controller to ON pin of OBC_ 
+5V OCP controller.
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Fig. 4-71 OCP circuit of OBC without synchronization between +3.3V and +5V lines
Fig. 4-72 OBC +3.3V and +5V with no OCP circuit modifications when H8 microprocessor 
subjected to strong flash light
shows the synchronous disconnection of OBC_+3.3V and OBC_+5V lines. Hence, the 
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OBC_+3.3V line could be completely switched off, and the power cycle process could be done 
successfully. As shown, +3.3V bus current and battery bus currents have noticeably decreased. 
Also it is seen that OBC_+5V line turned on back after a delay time specified in the 
specifications of OCP controller and can be seen in Fig. 4-66. During the restart of OBC_+5V
line, unavoidable leakage from OBC_+3.3V line raised the off state voltage from 0V to 2.5V
before the supposed moment of turn on. shows the restart and synchronization of OBC_+3.3V
and OBC_+5V lines. Simulation of SEL using the strong camera flash light helped in 
discovering the need for the implemented modification before going for the real radiation test.
Fig. 4-73 OCP circuit of OBC with synchronization between +3.3V and +5V lines
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Fig. 4-74 OBC +3.3V and +5V with OCP circuit modifications when H8 microprocessor subjected to 
strong flash light
Fig. 4-75 Power cycle sequence of OBC_+3.3V and OBC_+5V lines
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HORYU-IV motherboard with the de-capped H8 microprocessor and PIC microcontroller 
was inserted inside the radiation chamber as shown in Fig.  4-76. The chamber was pumped to 
vacuum and the 252Cf source was moved over the test article via an XYZ stage as shown also in 
Fig.  4-76. To control the heavy flux, the distance between the 252Cf source and the test article 
was adjusted. The source head diameter was small enough to ensure that the heavy ions would be 
distributed in a very narrow beam. 100 ion/s was the calculated radioactivity during the test. 
Fig.  4-77 shows the test setup. OCP circuits exist in EPS side. EPS also includes sensors to 
measure the currents and the voltages of 3.3V and 5V. For the purpose of simulating the real 
operation scenario of the satellite, UHF/VHF and L-Band transceivers have been used to enable 
the outside ground station PC to send commands and to receive housekeeping data to/from 
HORYU-IV. Interface cables passing through the “feed-through” exit of the chamber have been 
used to connect the test article with outer instruments. The external power supply is used to 
simulate the satellite battery. The oscilloscope was set at trigger mode to monitor 3.3V and 5V 
lines of OBC. Data acquisition module of National Instrument® was used to collect EPS sensors 
readings. Using Labview® program, the EPS PC controlled the Ni-DAQ. OBC PC monitored the 
status of OBC microprocessors through UART interface. 
 
 
Fig.  4-76(Left) The external view of 252Cf test chamber with the test article inside. (Right) 252Cf source 
enclosure head during the test 
After the desired vacuum level was obtained to sufficiently have effective radiated flux 
from 252Cf source, the XYZ stage moved above the target OBC components. Each of the 
processors; H8-Main and H8-COM were radiated for 17 minutes, whereas the Watch-PIC 
microcontroller was radiated for 24 minutes. The exposure time was selected to have a sufficient 
numbers of SELs. 
 shows the captured waveforms by the oscilloscope for OBC_+3.3V, OBC_+5V, 
+3.3V_bus current and +5V_bus current. As shown, although two successive SELs occurred in 
500ms, the OCP circuits could successfully turned off OBC 3.3V line and restart both OBC 
power lines. The power cycling took 165ms for +3.3V line, and 390ms for +5V line, which is 
similar to the standard timing described previously. 
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Fig. 4-77 HORUU-IV mother board radiation test setup
Fig. 4-78 Captured waveforms of OBC power lines at the time of two successive SELs
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 Fig.  4-79 and Fig.  4-80 show the acquired data by EPS data acquisition system of the first 
OBC microprocessor (H8-Main). The main parameters to be investigated were the voltage of 
OBC power lines (OBC_+3.3V and OBC_+5V), and the current delivered by +3.3V and +5V 
DC/DC converters (+3.3V_Bus and +5V_Bus). The bus currents are the total currents supplied 
from the converters to the included subsystems in the test (EPS, OBC and COM). The currents 
changed because of the UHF/VHF transmitter operation that sent CW signal every one minute. 
At the moment of SEL occurrence, the bus currents showed a decrease due to OBC power lines 
restart. As shown, the restart of both OBC power lines has been verified. Fig.  4-81 shows the 
first SEL occurred in H8-Main after radiation exposure. The latch-up evens were randomly 
occurred as shown in Fig.  4-82, which shows 4 events occurred in a different rate. Similarly, for 
the second OBC microprocessor (H8-COM), the restart process of OBC power lines has been 
verified as shown in Fig.  4-83 and Fig.  4-84. According to the test results, after the implemented 
modification, any SEL occurs in either OBC microprocessors could be mitigated by OCP 
circuits. For the microcontroller (Watch-PIC), the SELs could be observed and mitigated as well 
as shown in Fig.  4-85. As noticed in the figure, the current of +5V_Bus increased because during 
that test, L-band transmitter was connected to verify the reset action upon sending a command. It 
is also noticed that the number of SELs in PIC microcontroller were few, that means it is robust 
against radiation effects. According to OBC design, if Watch-PIC restarted, both +5V and +3.3V 
power lines will restart as shown in Fig.  4-86. 
The data acquisition system could provide a sample rate of the measurements in the order 
of 100 ms. Number of SELs counted by observing OBC_+3.3V and OBC_+5V minimum values. 
Sometimes SEL could not be counted especially for OBC_+3.3V, because the restart time is in 
the order of 150 ms whereas for OBC_+5V the restart time takes about 250 ms. Table  4-10 gives 
the total number of SELs observed during the test for H8-Main and H8-COM microprocessor 
under 17 min. of radiation, and for Watch-PIC microcontroller on 24 min. under radiation. 
 
Table  4-10 Total number of SELs observed in H8 microprocessor and PIC microcontroller 
 No. of SELs  
H8-Main 
(17 min.) 
28 in 17 mins 
H8-COM 
(17 min.) 
26 in 17 mins 
Watch-PIC 
(24 min) 
3 in 24 mins 
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Fig. 4-79 Power cycling of OBC_+3.3V line due to SELs in H8-Main
Fig. 4-80 Power cycling of OBC_+5V line due to SELs in H8-Main
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Fig. 4-81 First SEL in H8-Main after radiation exposure
Fig. 4-82 SELs in H8-Main during one minute of radiation exposure
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Fig. 4-83 Power cycling of OBC_+3.3V line due to SELs in H8-COM
Fig. 4-84 Power cycling of OBC_+5V line due to SELs in H8-COM
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Fig. 4-85 Power cycling of OBC_+5V line due to SELs in Watch-PIC
Fig. 4-86 Power cycling of OBC_+3.3V line due to SELs in Watch-PIC
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The time between SELs (T) for H8-Main and H8-COM has been calculated to investigate 
the probability distribution of the events occurrence time as in Eq. 4-6. The probability of no 
latch-up can be calculated as in Eq. 4-7.
𝑺_𝒊 =  𝒔_(𝒊 + 𝟏) − 𝒔_𝒊  Eq. 4-8
𝑷𝒊(𝑮(𝒔𝒊)) = 𝟏 −   (𝑺(𝒔𝒊)𝑺𝑺 ) Eq. 4-9
Where:
𝑇𝑂 : The time between SELs
𝐷𝑂 : The time at SEL number 𝑖
𝐷𝑂+1 : The time at SEL number 𝑖 + 1
𝑃𝑂(𝑁(𝐷𝑂)) : The probability of no SEL at time of a SEL occurrence 𝐷𝑂
𝑆 : The cumulative number of SELs at time 𝐷𝑂
𝑆𝑇 : The total number of SELs observed during the test as presented in Table 4-9.
for both tested H8 microprocessors. shows the probability of no SELs versus the time of 
occurrence. The time of occurrence seems to be random and follows a dedicated distribution. 
The data has been presented in a semi-log scale as shown in and . After investigating the data it 
is noticed that the elapsed time to a new SEL is independent to time of occurrence of the last 
event and it looks have an average rate. It is also proven that the time between SELs is a discrete 
probability distribution, hence the Poisson distribution may be a good model to represent SELs 
occurrence in H8.
Fig. 4-87 H8-Main and H8-COM SELs times of occurrence probability distribution 
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Fig. 4-88 H8-Main SELs times of occurrence probability distribution in a log scale
Fig. 4-89 H8-COM SELs times of occurrence probability distribution in a log scale
The data shows a fitting to Poisson distribution (exponential decay). The parameters of the 
114
fitting (m1 and m2) are shown in and . Chi-squared test and Regression analysis show that the 
fitting to Poisson distribution is acceptable.
4.4 Sensors calibration
The voltage and current sensors have been calibrated to check the linearity of their 
characteristics and to indicate the conversion gains to correctly decode the received telemetry 
parameters back to the actual values. The calibration test setup was performed by connecting a
DC power source to the supply end of the sensor under test to simulate the actual input (e.g. solar 
array and battery) and connecting an electronic load at the sensor’s load end. The sensor’s output 
(supposed to be connected to ADC) was monitored by a digital oscilloscope. The test instruments 
were connected to allocated pins for testing purposes on the EPS PCB. In general, the calibration 
of voltage sensors were performed monitoring the output during changing the DC source voltage 
while keeping the electronic load set at a constant current (CC). For the current sensors’ 
calibration, the outputs were monitored during changing the electronic load current setting while 
keeping the DC source set at a constant voltage (CV).
Fig. 4-90 shows the calibration test setup for solar arrays voltage sensors. The electronic 
load was set to CC of 0.5A which the maximum expected current from solar array. The DC 
source voltage was changed from 0V to 20V in a step of 5V. Fig. 4-91 shows the calibration test 
setup for the solar arrays current sensors. The DC source was set to CV of 5V and the electronic 
load was changed from 0A to 0.5A with 0.1A step. The results of +X, +Y. –Y, +Z and –Z solar 
arrays’ voltage and current sensors calibration are shown in Fig. 4-92, Fig. 4-93, Fig. 4-94,
Fig. 4-95 and Fig. 4-96 respectively. As shown, the relation between the actual input voltages 
and currents versus the sensed values (V_Sense) -which are measured by the sensors and will be 
connected to ADC input channels- are linear. The conversion equations from the sensors’ outputs 
to the actual values are deduced. Those equations will be used to decode the telemetry 
parameters of the satellite.
Fig. 4-90 Solar arrays/ Battery voltage sensors calibration test setup
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Fig. 4-91 Solar arrays/ DC_Bus current sensors calibration test setup
Fig. 4-92 +X SA voltage and current sensors characteristics
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Fig. 4-93 +Y SA voltage and current sensors characteristics
Fig. 4-94 -Y SA voltage and current sensors characteristics
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Fig. 4-95 +Z SA voltage and current sensors characteristics
Fig. 4-96 -Z SA voltage and current sensors characteristics
The calibration test setup for DC_bus current sensor is shown in Fig. 4-91. The electronic 
load was set to CV of 6V to simulate the minimum expected voltage for the battery. The DC 
source was raised up from 6V to flow a current up to 3A. As shown in Fig. 4-97, the DC_Bus 
current sensor characteristics.is linear.
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Fig. 4-97 DC_Bus current sensor characteristics
Fig. 4-98 Battery current sensor calibration test setup during charging state
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Fig. 4-99 Battery current sensor calibration test setup during discharging state
The battery voltage sensor was calibrated using the setup shown in Fig. 4-90. The 
electronic load was set to CC of 3A to calibrate at the maximum expected current can be 
discharged from the battery. The DC source was changed from the minimum battery voltage 6V
to 10V. As the battery current is bidirectional, the calibration was done during battery charging 
and discharging. The calibration setup during battery charging is shown in Fig. 4-98 and during 
discharging is shown in Fig. 4-99. During calibration of the charging state, the electronic load 
was adjusted to CV of 6V to simulate the battery minimum voltage, and the DC source was 
raised up from 6V to produce a current up to 3A. The sequence was reversed during discharge 
state calibration. The resulting battery voltage and current sensors characteristics is shown in 
Fig. 4-100. As noticed, the relation are linear, and the deduced conversion equations are as 
expected. The biasing voltage of the battery’s current sensor is 2.051V which is very close to the 
designed value 2.048V.
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Fig. 4-100 Battery voltage and current sensors characteristics
The PDM sensors were calibrated by connecting the DC source before each converter of 
+5V_S-Tx, +5V_Bus and +3.3V_Bus. The calibration setup of the PDM voltage sensors is 
shown in Fig. 4-101. The DC source was adjusted to 6V the minimum voltage of the battery, 
whereas the electronic load was set to 0A and 3A. The setup for PDM current sensors calibration 
is shown in Fig. 4-102. The DC source was kept at CV of 6V and the electronic load was 
changed from 0A to 3A.
Fig. 4-101 PDM voltage sensors calibration test setup
CHAPTER 4. TESTING OF HORYU-IV EPS
121
Fig. 4-102 PDM current sensors calibration test setup
The characteristics of all PDM voltage and current sensors are shown in Fig. 4-103,
Fig. 4-104 and Fig. 4-105. All sensors show liner behavior. The conversion equations match the 
design gains of the sensors.
Fig. 4-103 +5V_S-Tx voltage and current sensors characteristics
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Fig. 4-104 +5V_Bus voltage and current sensors characteristics
Fig. 4-105 +3.3V_Bus voltage and current sensors characteristics
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4.5 EPS Functionality Tests 
In this section, we present the procedures and results of EPS functionality tests. The aims 
of the tests were to check the system functionality under simulated electrical conditions similar 
to the real ones that might be faced during HORYU-IV operation. The tests were carried out at 
room temperature and under atmospheric pressure. Two tests were carried out: the first was the 
BCR functionality test; the second was to check the whole system functionality. In both tests, the 
setup will include: 
• HORYU-IV EPS engineering model board (EPS_EM v1). 
• Two solar array simulators (SAS; Agilent E4350B)  [51] 
• Two electronic loads (KIKUSUI PLZ164W)  0. 
• One National Instruments 32-analog-input-channel data acquisition module (NI 
9205)  [53]. 
The two SAS were used to generate the expected power from the Y and Z solar panels. Each 
SAS simulated one direction power profile, i.e., +Y and –Y or +Z and –Z. The +X solar panel 
was not considered, to demonstrate the worst case for generated power. The left axis in 
Fig.  4-106 shows the test pattern power profile of both Y (red) and Z (blue) solar panels. The 
right axis shows the total power (green). From that, the average expected power value is 5.2 W. 
The power profile did not consider the satellite rotation around the X-axis. The solar irradiance 
on each face of the satellite was calculated; hence, the maximum generated power from each 
panel was derived according to the number of cells on each. Assuming that one cycle is 
composed of a 60-min sunlit. 
 
 
Fig.  4-106 Test Pattern SAS Profile 
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Fig. 4-107 Stand-alone Test Circuit
4.5.1 BCR stand-alone test
The objective of the test was to prove the advantages of using a PPT-based BCR. The 
detailed design of the BCR is presented in 0. The test circuit is shown in Fig. 4-107. The +Y and 
+Z solar panels were replaced by SAS-1 and SAS-2, respectively. For two sunlit/eclipse cycles, 
each SAS was programmed to generate the power profile of the corresponding panels; Y for 
SAS-1, and Z for SAS-2. The shunting system switches are forced to open, to connect the solar 
arrays to BCRs. Instead of connecting the battery and PDM to the DC_Bus end, the E-Load was 
connected and adjusted to work in constant resistance (CR) mode, for two reasons: the first was 
to ensure the linear relation between the BCR output voltage and current, which creates a more 
stable performance; the second was to investigate the minimum BCR output voltage that would 
be reached at minimum input power. The CR mode characteristic is to keep a constant ratio 
between voltage and current. During the test, the value of the resistance was selected to provide 
at least 5 W at 6 V; hence, the resistance has to be 7.2 Ω. A voltage of 6 V was desired because it 
matches the minimum safe working voltage of the battery, and to ensure that the BCR can 
deliver 5 W at that value. shows that the desired point could be achieved only in the case of a 
PPT-controlled BCR. Also, it can be noticed that the minimum output voltage of the BCR was 
5.64 V in the PPT case, and 3.32 V in the non-PPT case. This means, even if the battery is open 
circuited, or its SOC is very low, the BCR can provide enough voltage to operate PDM 
converters. PDM converters can operate normally in a case where the input voltage is higher than 
the maximum output (5 V).
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Fig.  4-108 BCR output voltage and current 
 
Fig.  4-109 and Fig.  4-110 show the input and output power of the BCR in cases with and 
without PPT control, respectively. It is seen that more power can be extracted from the SAS in 
the case of a PPT-controlled BCR. It is also noticed that the power profile in the case of a non-
PPT-controlled BCR was more distorted than that of PPT controlled because of the change in 
SAS-1 and SAS-2 voltages with a variation in withdrawing currents. In the PPT-controlled BCR 
case, only the currents were changed, but the voltages were very close to the designed maximum 
power value (14.8 V for SAS-1 and 12.3 V for SAS-2). Fig.  4-111 and Fig.  4-112 show the 
profiles of BCR input and output. 
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Fig.  4-109 BCR Input and Output Power with PPT control  
 
 
Fig.  4-110 BCR Input and Output Power without PPT control 
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Fig.  4-111 BCR Input and Output Voltage with PPT control 
 
 
Fig.  4-112 BCR Input and Output Voltage without PPT control 
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4.5.2 EPS Integrated test
HORYU-IV’s EPS_EMv1 was tested to check the functionality of all individual parts 
after integration within the same board. As mentioned in the EPS design section, the +Y and –Y
solar panels consist of seven triple-junction solar cells connected in series, whereas +Z and –Z
consist of six series cells. To compensate for the temperature effect on the panels, the MPP 
voltage will be less than the value at 27°C by 0.1 V, assuming a +10°C temperature increase. 
Simulating HORYU-IV in-orbit operation, the PPT controllers were permanently adjusted to let 
BCR-2 and BCR-3 work at the MPPs of 14.8 V and 12.3 V, respectively. A real battery was used 
to check its performance in case of charge or discharge. The EPS sensor readings were collected 
by a DAQ module. The test was supervised and controlled from a PC by a dedicated LabVIEW®
program. The test was carried out for three cycles, each 90 min in duration. For the first 60 min, 
SASs and E-Loads were switched ON, and for the remaining 30 min, SASs have been switched 
OFF, and E-Loads remained ON and supplied by the battery. 
The integrated test circuit is shown in . The test sequence was as follows:
• Connect SAS to +Y solar array input, and SAS-2 to +Z solar array input.
• Simulate three cycles of the generated power by Y and Z solar panels as shown in
Fig. 4-106, and program SAS-1 and SAS-2 to work accordingly.
• Connect the battery to the dedicated input. The battery’s state of charge was 90%, and the 
initial voltage was 7.89 V.
• Connect E-Load-1 to +5V_Bus Output, and E-Load-2 to +3.3V_Bus.
• Set E-Load to constant current (CC) mode of 0.6 A to have an output power of almost 5W
on the load side.
• Disable solar array shunting and enable the separation switches.
• Using the LabVIEW® test control program, start SAS-1 and SAS-2 cycles and record the 
measurements acquired by DAQ.
Fig. 4-113 EPS Integrated Test Setup
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 shows EPS total input power (green), DC_Bus power (black), and output power profiles. 
The calculated average value of the input power was 4.9 W, which means that, out of 5.2 W (the 
test pattern profile generated average power Fig.  4-106), 4.9 W could be extracted using BCRs 
with PPT control. Hence, a BCR with a PPT controller could extract 94.2% of the generated 
power. Of that 4.9 W, 4 W was converted to the bus by BCRs, hence, the combined conversion 
efficiency (𝜂𝑆𝐴) approaches 81.6%. The nominal power consumption for HORYU-IV is 4.03 W, 
which means that the generated power in the worst case will be sufficient to supply power to the 
loads. At 30, 120, and 210 min, the DC_Bus power was not sufficient to supply the load power 
(4.65 W), so the battery was discharged to compensate for that shortage. The sum of the DC_Bus 
power and battery discharged power resulted in a total power of 5.8 W, which was converted to 
the load through PDM DC-DC converters. The conversion efficiency approached 80%.  
 
 
Fig.  4-114 EPS integrated test input and output power profile 
From , the solar array voltages of both Y and Z panels were very close to the designed MPP 
(14.8 V and 12.3 V, respectively). There is a severe drop in SAS-1 voltage at 30, 120 and 210 
min, because these are the transition moments from shadow to illumination. That was also the 
case for SAS-2 voltage at 10, 50, 100, 140, 190, and 230 min. The battery voltage was 
decreasing because of discharging during both SAS ON and OFF periods. The +5V_Bus and 
+5V_S_Tx voltages were 4.99 V and 5 V, respectively. The +3.3V_Bus voltage was 3.2 V.  
In Fig.  4-116, the battery current was negative almost all the time because it was in a 
discharging state. The DC_Bus current, which was measured after BCRs, varied according to the 
changing of the input current from the SASs. The input voltage from the SASs was fixed at the 
MPP, hence, the current variations were similar to the power profile variations. The +5V_Bus 
and +3.3V_Bus currents were constant at 0.6 A. 
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Fig.  4-115 EPS integrated test input and output voltage profile. 
 
 
Fig.  4-116 EPS integrated test input and output current profile 
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CHAPTER 5 
5 In-orbit data analysis of HORYU-IV Electrical Power Subsystem and 
conclusion  
5.1 In-orbit data analysis 
For the period from launching of HORYU-IV - on 17th of February 2016 - till 11th of 
September 2016 (207 days), the in-orbit data of EPS sensors has been analyzed to verify the 
robustness and functionality of the subsystem under operation in space environment. The data is 
recorded by OBC subsystem every 10 minutes. For each orbit revolution, about 6 measurements 
can be obtained during sunlight and 3 during eclipse. The time is calculated by OBC system. Due 
to OBC hang up events, a delay between the ground time and that of the satellite has been 
occurred or the OBC stop recording the housekeeping data. The received data within the satellite 
telemetry has been decoded and converted from its digital representation to the actual 
measurements according to the transformation equations that were presented earlier in sensor’s 
design. The objectives of analyzing the solar panels’ voltages and currents are to check the 
functionality of PPT controller by checking the operating points of each panel, and to check the 
power generation capability of all solar panels. Analysis of the DC_Bus current and voltage 
(Battery voltage) is essential to verify the proper operation of BCRs and to calculate their overall 
efficiency. The battery voltage and temperatures are the key parameters to monitor and predict 
the battery’s state of health (SOH). The battery current analysis is used to predict the battery 
efficiency and to calculate the power delivered to the PDM. The PDM output voltages and 
currents are used to check the quality of voltage regulation, to calculate the average delivered 
power from EPS, and finally to calculate the PDM efficiency. The overall EPS efficiency can be 
estimated by the ratio of the delivered power to the generated. 
The data analysis will start by presenting the battery parameters because since the 
launching date, it experiences an increase in temperature. The second part will focus on the solar 
panels performance. The last part will present the PDM parameters and the efficiency estimation. 
5.1.1 In-orbit operation of the battery 
For the first 62 days of in-orbit operation as recorded by satellite time, one of the two 
battery’s temperature sensors (T1) show a periodical increase in temperature reading than the 
other one (T2). After that, the phenomenon has been reversed, and T2 show a periodical increase 
over T1 from time to time. According to the battery design, the first sensor is attached to the first 
battery’s pack; which is located at one edge of the battery box, and the second sensor is attached 
to the third battery’s pack; which is located at the other edge as shown the Fig.  3-18. Since the 
separation day (Satellite time), the measured temperature by T1 is shown in Fig.  5-1, and by T2 
is shown in Fig.  5-2. As shown, approximately every 20 days, T1 severely increased up to 90°C 
(events number 1, 2 and 3) in 62 days after separation. For the same period, T2 was following the 
same pattern but the highest temperature was 35°C (event number 3). From 62nd day after 
separation up to the end of analysis, both T1 and T2 experienced 6 events of temperature 
increase (events from 4 to 9). T2 had a severe increase at the event number 6 to 85°C, while T1 
recorded 39°C at the same time. The second severe increase in T2 was observed at event number 
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9 up to 65°C. That was after 60 days from the predecessor severe one. At the same, T1 and T2
had other benign increases during that period.
Fig. 5-1 Battery temperature by the first sensor (T1)
Fig. 5-2 Battery temperature by the second sensor (T2)
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Fig. 5-3 Illustration of sun angle to +X, Y and Z Solar Panels
The periodical increase of the temperature consolidates that the temperature change 
depends on the satellite motion into orbit and on the sun angle variation on each panel of the 
satellite. The heat received from the sun to each panel and the well insulation of the battery packs 
will cause the temperature increase. The reason of the observed difference between individual 
packs’ temperatures is the difference between the sun incident angle to +X, Y and Z solar panels. 
The incident angle on each panel can be estimated by predicting the satellite attitude and the sun 
angle to the orbit (β). The attitude control of HORYU-IV is of a passive technique which 
depends on using permanent magnets. The magnet’s North Pole is directed to +X and the South 
Pole to –X. the aim of the magnet, is to align the satellite attitude with the earth’s magnetic field, 
i.e. to keep +X direction parallel to the earth’s magnetic north. That will take some time till 
complete stabilization will be accomplished. For HORYU-IV it took about 60 days. The earth 
magnetic north (true north) is different that the geographical north by an angle (δ). The value of δ 
is variable from place to place on the ground. In this analysis it is assumed to be zero. The sun 
angle to +X, Y and Z panels can be estimated as illustrated in Fig. 5-3,where
𝑁𝐺� : Geographical North Direction 
𝑁𝑀� : Magnetic North direction
𝑋,𝑌 𝑎𝑎𝑎 𝑍 Satellite body coordinates
𝛿 Magnetic Declination Angle
?̂? Sun Direction
?̂? Orbital plane
𝐸𝐸� Equatorial Plane
𝑖 Orbit Inclination, 31° for HORYU_IV
𝛽 Sun Angle to Orbit
𝜃 Sun Angle to X_Sun Angle to 𝑋�
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Fig. 5-4 Sun incident angle (β) to the orbit of HORYU-IV
Fig. 5-5 Sun angle to the normal direction of +X, Y and Z (θ)
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The β angle can be calculated using AGI’s© Systems Tool Kit (STK). For 240 days 
(Ground time), β is calculated and is shown in Fig.  5-4. Accordingly, θ can be calculated as in 
Eq. 5-1, where δ=0. 
𝜽 =        −|𝜷| + (𝟗𝟎 − 𝒊 − 𝜹),                   𝟎 ≤ 𝜷 ≤ (𝟗𝟎 − 𝒊 − 𝜹)                           |𝜷| − (𝟗𝟎 − 𝒊 − 𝜹),                          𝜷 > (𝟗𝟎 − 𝒊 − 𝜹)                         |𝜷| + (𝟗𝟎 − 𝒊 − 𝜹),                          𝜷 < 𝟎                                               Eq.  5-1 
The smaller θ angle is the larger the heating effect became, and the higher the power is 
generated from solar panels as well. As shown in Fig.  5-5, θ and its complementary angle are 
shown. Comparing both battery temperature sensors profiles of Fig.  5-1 and Fig.  5-2 with θ and 
(90-θ) presented in Fig.  5-5, it is noticed that the number of temperature increase events are 
coinciding with the instants where θ and (90-θ) are at minima. The difference of the events’ 
occurrence time is because of the delay in OBC time. In general the temperature maxima 
occurred when θ or (90-θ) approached 5°, except at event number 2, because during the first 62 
days, the satellite was rotating around all axes and was not stabilized yet. It also noticed that the 
period of over temperature matches the length of the period at which θ is less than or equal 5°. 
That is clear in case of event number 1, which is the longest period of over temperature. After 
satellite has been stabilized, the rate of severe temperature rise is approximately every 60 days. 
The reasons of the differences between temperature sensed by T1 and T2 are the difference of 
location of each sensor’s pack; hence the sun angle effect on each from the different directions, 
and the effect of unequal internal impedance of each battery pack nevertheless the impedance 
change with temperature. That explanation leads to the fact that the battery temperature rise is 
unavoidable phenomenon, and it will periodically happen every 60 days. 
In addition to the temperature behavior of the battery, the voltage profile give indication 
about the battery SOH. As shown in Fig.  5-6, the battery voltage maximum is 9.25V which is 
higher than the designed value by 0.25V. One of the possible reasons is the variation of the 
output voltage of the BCR in space than on ground testing which may happen because of the 
values changes of the discrete components. Another reason is the change of the voltage drop of 
the blocking schottky diodes in space. The last possibility is a sight measurement error by ADC 
or sensors. The battery voltage minimum has been observed was 7.5V which is still high enough 
to drive the PDM converters. The battery voltage minima occurred during eclipse periods and the 
battery was in discharge mode. At the moments of high temperature, the battery voltage 
experienced voltage dips during charging. That is because of the effect of high temperature on 
Ni-MH batteries chemical composition which leads to decrease of the battery capacity gain 
hence the battery voltage. The battery current profile is shown in Fig.  5-7. As shown, the positive 
values represent the charging current, while the negative values for the discharging. The 
maximum charging current occurred at the highest temperature events. At benign temperature 
events (number 5, 7 and 8) the effect is less. The maximum discharge currents was 950mA, 
which occurs during S-Tx operation in eclipse. The current fluctuation depends on the loads and 
the communication time between satellite and ground station (at day or at night). The high 
frequency of operation at night passes leads to congested discharge currents. The battery gaind 
and discharged energy is calculated as in Eq. 5-2, and is shown in Fig.  5-8.𝐷𝑠𝑠𝑠𝐷 is the time step 
of data recording (10 min). 
 
𝑾 = 𝑰𝑩𝑳𝑺𝑺 × 𝑽𝑩𝑳𝑺𝑺 × 𝒔𝒄𝒔𝑺𝒎        Eq.  5-2 
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Fig. 5-6 Battery Voltage
Fig. 5-7 Battery Current
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Fig. 5-8 Battery Charged and Discharged Energy
The battery cyclic efficiency can be estimated by the ratio of average discharged energy 
to the average gained on as in Eq. 5-3, and Eq. 5-4. The effect of trickle charge loss should be 
taken into account. the trickle charge loss is the minimum losses in battery which can not be 
avioded. For Ni-MH batteries, it is roughly estimated as 1-3% of the overall capacity. For
HORYU-IV battery it is assumed as 1% (0.3 W.hr).
𝜼𝒔𝒊𝒔𝒘𝒄𝒔𝒔 𝑺𝑺𝒊𝒄𝒌𝒊𝑺 𝒊𝒄𝒄𝒄 =  𝑾𝑳𝒊𝒄𝒄𝒘.𝑾𝑺𝒘.− 𝑾𝑺𝑺𝒊𝒄𝒌𝒊𝑺  × 𝟏𝟎𝟎% Eq. 5-3
𝜼𝒔𝒊𝒔𝒘 𝑺𝑺𝒊𝒄𝒌𝒊𝑺 𝒊𝒄𝒄𝒄 = 𝑾𝑳𝒊𝒄𝒄𝒘.𝑾𝑺𝒘. × 𝟏𝟎𝟎% Eq. 5-4
The battery in-orbit data are summarized in Table 5-1. As presented, all parameters are 
within the proper ratings except for the temperature. The efficiency is low because the loading is 
very low. In conclusion the battery in-orbit operation show robust performance.
Table 5-1 Battery parameters summary
Parameter In-orbit Value Rating Value Unint
Min./Max. Voltage 7.5/9.25 6/9.5 V
Min./Max. Current -950/1125 -3000/3000 mA
Min./Max. Temperature 12/85 0/65 °C 
Min./Max Energy. -1.25/1.75 -12/12 W.hr
Average Charged energy (207 days) 0.47 - W.hr
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Average Discharged energy (207 days) -0.18 - W.hr
Cycle efficiency without the trickle charge loss 95 80 %
Cycle efficiency with the trickle charge loss 39 80 %
5.1.2 In-orbit operation of the Solar Arrays and BCRs
The five solar arrays voltages and currents have been analyzed to verify the operation 
point of each. The operating voltage and current of each solar array will give indications about 
PPT controller functionality, and whither all arrays are working at the desired maximum power 
point or not. The generation power capability of EPS can be calculated as well. The analysis of 
DC_Bus current with battery voltage, will define the functionality of BCRs and to calculate the 
overall BCR efficiency. As shown in Fig. 5-9, +X solar array maximum voltage is 19V which is 
close to the array’s open circuit voltage specified by the manufacturer during testing as 20.36V at 
25°C. That means the array operating point is in Post-MPP region (on the right side of MPP in 
the solar array I-V characteristics). Some voltage dips up to 14V were encountered. The causes
of those dips are because of low incident irradiance from the sun (large sun angle to +X panel) as 
previously explained and at the same time the power demand from the solar array has increased,
so that the PPT controller moved the operating point towards MPP to increase the extracted 
power to compensate that increase. High temperature event number 1 is an example, where the 
incident sun angle to +X panel is the highest and the battery draws a larger current for charging. 
As shown in Fig. 5-10, the +X maximum current is 290mA when the panel was working at 19V. 
The minimum current was 50mA at 132nd day from launching (Satellite time). At that time, the 
satellite was stabilized and the sun incident angle to +X is high, so the generated current is the 
minimum.
Fig. 5-9 +X Solar Array Voltage
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Fig. 5-10 +X Solar Array Current
Fig. 5-11 +X Solar Array Voltage and Current at the 8th day
At the 8th day after separation - where the longest low value of the voltage has occurred -
the voltage and current of +X solar array are shown in Fig. 5-11. As shown, during that period, 
the illumination on +X was the lowest hence the generated current was the lowest, so the PPT 
controller moved the operating point near MPP, and the voltage is kept almost constant at 16V.
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Fig. 5-12 +Y Solar Array Voltage
Fig. 5-13 +Y Solar Array Current
Similarly, +Y solar panel operates most of the time at Post-MPP region, because the 
loading of solar panel is not high. As shown in Fig. 5-12, the maximum voltage observed was 
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17V, whereas the open circuit voltage supposed to be 17.8V. The voltage at the dips which 
represent the MPP voltage was 14V. The maximum current could be gained was 400mA as 
shown in Fig. 5-13. At the periods of low illumination, the current is very low as noticed at the 
day 100. The voltage and current at the day the 8th day is shown in Fig. 5-14. As notices the 
generated current is higher than that of +X and the voltage was almost constant at 14V which is 
the MPP voltage. The designed value of MPP voltage was 15.27V.
Fig. 5-14 +Y Solar Array Voltage and Current at the 8th day
As –Y solar panel is connected to the same BCR of +Y, so the MPP voltage was observed 
as 14V. As shown in Fig. 5-15, the operating voltage most of the time was 17V. The maximum 
current could be obtained was 390mA as shown in Fig. 5-16. At the 8th day, the voltage and 
current are presented in Fig. 5-17. As noticed, -Y panel was working at its MPP voltage of 14V
and a current of 250mA. The –Y solar array voltage and current on the day which the highest 
generated current was observed is shown in Fig. 5-18. As noticed, at the moment of highest 
current peak, the voltage was 14V which is the MPP voltage. In general, the +Y and –Y current 
are opposite to each other because the sunlight cannot come to them at the same time. That is 
clearly shown in Fig. 5-19, when the current is high from one side, it’s very low from the 
opposite side. As the resolution of data recording is 10 min., so the changes in voltage and 
current is very fast.
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Fig. 5-15 -Y Solar Array Voltage
Fig. 5-16 -Y Solar Array Current
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Fig. 5-17 -Y Solar Array Voltage and Current at the 8th day
Fig. 5-18 -Y Solar Array Voltage and Current at the 21st day
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Fig. 5-19 +Y and -Y Solar Panels current for half a day
Fig. 5-20 +Z Solar Array Voltage
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Fig. 5-21 +Z Solar Array Current
Fig. 5-22 -Z Solar Array Voltage
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Fig. 5-23 -Z Solar Array Current
For +Z and –Z solar arrays, the changes in the generated current were observable during the first 
62 days and before the satellite was stabilized. The maximum voltage observed as shown for both 
arrays in 
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Fig. 5-20 and Fig. 5-22 were 15V where the open circuit value is supposed to be 15.4V. 
the MPP voltage was 13V which is very close to the designed value. the maximum current could 
be generated from +Z was 300mA as shown in Fig. 5-21, and 250mA as shown in Fig. 5-23.
The BCRs output current to the DC_Bus is shown in Fig. 5-24. The highest current was 
observed at the periods of battery high temperature. The maximum current observed was 1.2A. 
As shown in Fig. 5-25, the peak value of the DC_Bus current occurred just after the satellite 
come from eclipse to sunlit part, because the battery state of charge at that moment is the lowest. 
To estimate the BCR overall efficiency, the total generated power from all solar arrays have been 
calculated and plotted as shown in Fig. 5-26. It is also noticed that the highest power was 
generated at the moments of battery high temperature. The maximum power capability of 
generation was observed as 12W. The total power delivered to the DC_Bus is also plotted in 
Fig. 5-27. Accordingly, the overall BCRs efficiency can be calculated. As shown in Fig. 5-28, the 
BCRs efficiency fluctuates according to the power delivered to the DC_Bus. The maximum BCR 
efficiency was 90% and the minimum was 40%.
In conclusion, the performance of solar arrays and BCRs are acceptable and satisfy the 
power requirements. The generated current by any of the solar arrays was lower than 450mA 
which is the maximum power current. The first reason is that the power consumption was not 
high enough to make the PPT controller to move the operating point of the solar arrays from 
Post_MPP region towards the MPP to operate a because  The second reason is because of the 
incident illumination for each panel was not enough to generate the expected current. The MPP 
voltage of each solar array was a bit shifted than the deigned values because of either discrete 
components values changes or measurements errors by ADC.
Fig. 5-24 DC Bus current
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Fig. 5-25 DC_Bus Current at the 21st day from launching
Fig. 5-26 Total generated power by the solar arrays
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Fig. 5-27 Total delivered power to the DC_Bus
Fig. 5-28 Overall BCRs efficiency
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5.1.3 In-orbit operation of PDM
The PDM performance was evaluated based on checking the performance of the output 
voltages of the DC/DC converters, and their efficiencies. The output voltage and current from S-
Tx_+5V DC/DC converter are shown in Fig. 5-29 and  Fig. 5-30 respectively. The output voltage 
is well regulated and has a value of 5.25V and the current was 0.95A when the S-Tx was turned 
on. The frequency of operation of S-Tx was high after separation at any time the converter could 
be able to deliver the required voltage and current. The output voltage and currents of the 
+5V_Bus DC/DC converter is shown in Fig. 5-31. As shown the voltage is well regulated at 
5.25V and is not affected by the switching on of the high power demand missions. The maximum 
current was drawn from the +5V_Bus convert was 1A. Three reset events could be observed in 
the current. Those may be because of reset command from ground or due to operation of OCP
breaker. The base load of the +5V_Bus which includes OBC, COM and EPS was about 100mA. 
Similarly, the output voltage and current of 3.3V_Bus DC/DC converter is shown in Fig. 5-32.
The voltage is constant at 3.4V and the current maximum recorded value was 200mA. Many 
reset events were observed in the current because of either the operation of OCP breaker or by 
reset commands sent from ground. The numbers of reset events are more noticeable in the 
3.3V_Bus because they are frequently happened in OBC microprocessors. The total input power 
to PDM is plotted in Fig. 5-33, and the total output power from PDM is shown in Fig. 5-34. The 
PDM overall efficiency can be estimated as shown in Fig. 5-35. It fluctuates from 90% to 40%
according to the load. Finally the overall EPS efficiency which is the multiplication of BCRs and 
PDM efficiency is presented in Fig. 5-36. All parameters of solar arrays, BCRs and PDM are 
summarized in Table 5-2.
Fig. 5-29 Output Voltage of S-Tx_+5V DC/DC converter
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Fig. 5-30 Output Current of S-Tx_+5V DC/DC converter
Fig. 5-31 Output Voltage and Current of +5V_Bus DC/DC converter
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Fig. 5-32 Output Current of S-Tx_+3.3V DC/DC converter
Fig. 5-33 Total Input power to PDM
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Fig. 5-34 Total Output Power from PDM
Fig. 5-35 Overall PDM Efficiency
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Fig. 5-36 Overall EPS Efficiency
Table 5-2 Summary of Solar Arrays, BCR and PDM parametrs
Parameter In-orbit Value Design/Rating
Value
Unit
SA_+X MPP/O.C Voltage 16/20.5 17.2/20.32 V
SA_Y MPP/O.C Voltage 14/17.5 15.24/17.8 V
SA_Z MPP/O.C Voltage 13/16 12.97/15.4 V 
SA_Z MPP/S.C Current 0.4/0.45 0.47/0.49 A
S-Tx_+5V Voltage/Current- 5.25/1 5.25/3 V/A
+5V_Bus Voltage/Current 5.25/1 5.25/3 V/A
+3.3V_Bus Voltage/Current 3.4/0.2 3.5/3 V/A
Avg./Max BCR Efficiency 84.8/90 80/85 %
Avg./Max PDM Efficiency 80/90 85/90 %
Avg./Max EPS Efficiency 70/75 70/87 %
The voltage and current of the battery show normal performance. During the periods of 
temperature increase, the voltage drop little bit and the charging current increased. The current 
increase because the battery impedance decreases at higher temperature. The voltage also 
decreases because of the increased losses in the battery capacity(?) at higher temperature. The 
Battery current shows positive values in case of charging and negative values in case of 
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discharging. The minimum battery voltage all over the period was enough to operate the DC/DC 
converters safely. Hence, the output voltage of the +5V and +3.3V converters were always at the 
designed values without any fluctuation or bad regulation. 
 shows the Battery and DC/DC converters output voltages. As noticed, the Battery voltage 
fluctuates between 9.5V and 7.9V, +5V_Bus voltage was stable at 5.22V, and +3.3V _Bus was 
stable at 3.5V.  
In , the battery current show variation from positive values in case of charging and 
negative values in case of discharging. It is noticed that the highest discharge coincides with 
S_Tx operation at eclipse periods. 
In , the S_Tx +5V DC/DC converter output became 5.2V after switching the transmitter 
on.  shows the current variation of S_Tx which is consistent with the expected consumption by 
the transmitter. 
 shows +5V Bus and +3.3V Bus currents. The observed peaks are because of operation of 
any satellite mission, or during FM transmitter operation. 
dto the analysis with the battery tealso gives  DC_Bus The output power BCRs effic can be 
calculated by  battery’s voltage and current and PDM voltages and currents  
 
 solar panels, Batteries and DC/DC converters. The data is measured every 10 minutes, so 
the fast changes in any parameters would not be observed. The solar panels voltage and current 
are changing in faster rate than the measurements. 
During the first 62 days, the temperature measurements of one of the battery sensors show 
periodical increase than the other one. After 62 days, both sensors gave similar measurements. 
The investigation of the reason, because of the satellite attitude was not stabilized yet. 
 
 
The output of BCR was observed by checking its output voltage and current. The output 
voltage is the same as the battery voltage, and current is the DC Bus current. The DC Bus current 
could reach 1A which is enough to supply the heaviest loads (S_Tx) and to charge the battery as 
shown in . It is also noticed that the currents increased at the moments of high battery 
temperature, because the battery could accept more current for charging. 
 
5.2 Conclusion 
Applying the “Lean“ concepts in Satellites Engineering can promote the Scientific research 
and satisfy the Customer needs. Generally, those concepts are seeking to make the small satellite 
development process faster and cheaper. Accordingly, more stakeholders can participate and 
invest in that industry. 
A “Lean” EPS was developed by applying 6 of those concepts using 4 methods with total 
of 24 elements. The developed EPS can be customized to be used for 20W satellites. the 
proposed verification plan can be applicable for similar projects. The testing methodologies 
proved that the integrated testing decreases the risk of failures Simplicity and cost reduction are 
the main advantages of lean satellites. After testing EPS, it is found that using a simple design 
based on available COTS sub-units with acceptable performance is faster and cheaper than 
building a system from scratch. A PPT-controlled BCR and PDM DC/DC converters are clear 
examples of the lean concept. 
 The EPS functionality tests revealed that the designed simple PPT controller could 
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achieve a tracking efficiency of 94.2% (𝜂𝑃𝑃𝑂). Indeed, the efficiency of PPT topology needs to 
be improved by minimizing losses in series components, i.e., converters, diodes, transistors and 
current sense resistances. On average, the overall system efficiency, which is the ratio of the 
input power from solar panels to the output power to the loads, would be 70% to 75% at most. It 
represents a multiplication of BCR and PDM converter efficiencies. 
In the worst case of generated power, the EPS can provide enough power to operate at 
housekeeping download mode. 
Satellite cold launching and EOL deactivation could be achieved by using a shunting system, 
separation and kill switches. EPS sensors show a linear performance all over the expected 
operating range. 
The results of testing solar panels with a sunlight simulator were consistent with the 
manufacturer datasheet. The battery screening test consumed a lot of time, on average 4 h/cell. 
The test procedures were strictly performed, hence, the accuracy of the results is very high. 
MOSFETs included in the EPS design, could well tolerate a harsh radiation environment.  
The radiation test results consolidate the knowledge of the TID effect on MOSFET. The in-orbit 
data analysis verified the robustness and functionality of EPS. No anomalies have been observed 
except the battery temperature increase. That is due to the effect of sun incident angle change on 
the satellite surfaces, and because of the battery box was well insulated, so the heat is kept inside 
the. Generally, the performance of EPS in space is promising and encouraging to be used again 
in similar missions. 
The aimed future work is to try to miniaturize the system mass and volume, and to 
upgrade the system to match Lithium based batteries Improvement of the system efficiency by 
using other PPT techniques are also important. Finally, quantifying the risks and reliability 
assessment will provide a straight forward evaluation technique to judge EPS hazards 
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